


STM32G070CB/KB/RB

Arm[®] Cortex[®]-M0+ 32-bit MCU, 128 KB Flash, 36 KB RAM, 4x USART, timers, ADC, comm. I/Fs, 2.0-3.6V

Datasheet - production data

Features

- Core: Arm[®] 32-bit Cortex[®]-M0+ CPU, frequency up to 64 MHz
- -40°C to 85°C operating temperature
- Memories
 - 128 Kbytes of Flash memory
 - 36 Kbytes of SRAM (32 Kbytes with HW parity check)
- · CRC calculation unit
- Reset and power management
 - Voltage range: 2.0 V to 3.6 V
 - Power-on/Power-down reset (POR/PDR)
 - Low-power modes:Sleep, Stop, Standby
 - V_{BAT} supply for RTC and backup registers
- Clock management
 - 4 to 48 MHz crystal oscillator
 - 32 kHz crystal oscillator with calibration
 - Internal 16 MHz RC with PLL option
 - Internal 32 kHz RC oscillator (±5 %)
- Up to 59 fast I/Os
 - All mappable on external interrupt vectors
 - Multiple 5 V-tolerant I/Os
- 7-channel DMA controller with flexible mapping
- 12-bit, 0.4 µs ADC (up to 16 ext. channels)
 - Up to 16-bit with hardware oversampling
 - Conversion range: 0 to 3.6V
- 11 timers: 16-bit for advanced motor control, five 16-bit general-purpose, two basic 16-bit, two watchdogs, SysTick timer
- Calendar RTC with alarm and periodic wakeup from Stop/Standby



- Communication interfaces
 - Two I²C-bus interfaces supporting Fastmode Plus (1 Mbit/s) with extra current sink, one supporting SMBus/PMBus and wakeup from Stop mode
 - Four USARTs with master/slave synchronous SPI; two supporting ISO7816 interface, LIN, IrDA capability, auto baud rate detection and wakeup feature
 - Two SPIs (32 Mbit/s) with 4- to 16-bit programmable bitframe, one multiplexed with I²S interface
- Development support: serial wire debug (SWD)
- All packages ECOPACK[®]2 compliant

Contents STM32G070CB/KB/RB

Contents

1	Intro	duction		8
2	Desc	ription		9
3	Fund	tional o	verview	12
	3.1	Arm [®] C	Cortex [®] -M0+ core with MPU	12
	3.2	Memor	y protection unit	12
	3.3	Embed	ded Flash memory	12
	3.4	Embed	ded SRAM	13
	3.5	Boot m	odes	14
	3.6	Cyclic r	redundancy check calculation unit (CRC)	14
	3.7	Power	supply management	14
		3.7.1	Power supply schemes	
		3.7.2	Power supply supervisor	15
		3.7.3	Voltage regulator	15
		3.7.4	Low-power modes	16
		3.7.5	Reset mode	
		3.7.6	VBAT operation	17
	3.8	Interco	nnect of peripherals	17
	3.9	Clocks	and startup	18
	3.10	Genera	al-purpose inputs/outputs (GPIOs)	19
	3.11	Direct r	memory access controller (DMA)	19
	3.12	Interrup	ots and events	20
		3.12.1	Nested vectored interrupt controller (NVIC)	20
		3.12.2	Extended interrupt/event controller (EXTI)	21
	3.13	Analog	-to-digital converter (ADC)	21
		3.13.1	Temperature sensor	22
		3.13.2	Internal voltage reference (VREFINT)	22
		3.13.3	VBAT battery voltage monitoring	22
	3.14	Timers	and watchdogs	23
		3.14.1	Advanced-control timer (TIM1)	23
		3.14.2	General-purpose timers (TIM3, TIM14, TIM15, TIM16, TIM17)	24
		3.14.3	Basic timers (TIM6 and TIM7)	24



		3.14.4	Independent watchdog (IWDG)	24
		3.14.5	System window watchdog (WWDG)	24
		3.14.6	SysTick timer	25
	3.15	Real-tir	me clock (RTC), tamper (TAMP) and backup registers	25
	3.16	Inter-in	tegrated circuit interface (I ² C)	26
	3.17	Univers	sal synchronous/asynchronous receiver transmitter (USART) .	27
	3.18	Serial p	peripheral interface (SPI)	27
	3.19	Develo	pment support	28
		3.19.1	Serial wire debug port (SW-DP)	28
4	Pino	uts, pin	description and alternate functions	29
5	Elect	trical ch	aracteristics	40
	5.1	Parame	eter conditions	40
		5.1.1	Minimum and maximum values	40
		5.1.2	Typical values	40
		5.1.3	Typical curves	40
		5.1.4	Loading capacitor	40
		5.1.5	Pin input voltage	40
		5.1.6	Power supply scheme	41
		5.1.7	Current consumption measurement	41
	5.2	Absolu	te maximum ratings	42
	5.3	Operat	ing conditions	43
		5.3.1	General operating conditions	43
		5.3.2	Operating conditions at power-up / power-down	43
		5.3.3	Embedded reset and power control block characteristics	43
		5.3.4	Embedded voltage reference	45
		5.3.5	Supply current characteristics	46
		5.3.6	Wakeup time from low-power modes and voltage scaling transition times	52
		5.3.7	External clock source characteristics	54
		5.3.8	Internal clock source characteristics	58
		5.3.9	PLL characteristics	59
		5.3.10	Flash memory characteristics	60
		5.3.11	EMC characteristics	61
		5.3.12	Electrical sensitivity characteristics	62
		5.3.13	I/O current injection characteristics	63

Revi	sion his	tory	95
Orde	ering inf	ormation	94
	6.4.1	Reference document	93
6.4	Therma		
6.3	LQFP3	2 package information	90
6.2	LQFP4	8 package information	87
6.1	LQFP6	4 package information	84
Pack	cage info	ormation	84
	5.3.21	Characteristics of communication interfaces	76
	5.3.20	Timer characteristics	75
	5.3.19	V _{BAT} monitoring characteristics	75
	5.3.18	Temperature sensor characteristics	74
	5.3.17	_	
	5.3.16		
	5.3.15	NRST input characteristics	68
	5.3.14	I/O port characteristics	64
	6.1 6.2 6.3 6.4	5.3.15 5.3.16 5.3.17 5.3.18 5.3.19 5.3.20 5.3.21 Package info 6.1 LQFP6 6.2 LQFP4 6.3 LQFP3 6.4 Therma 6.4.1	5.3.15 NRST input characteristics 5.3.16 Analog switch booster 5.3.17 Analog-to-digital converter characteristics 5.3.18 Temperature sensor characteristics 5.3.19 V _{BAT} monitoring characteristics 5.3.20 Timer characteristics 5.3.21 Characteristics of communication interfaces Package information 6.1 LQFP64 package information 6.2 LQFP48 package information 6.3 LQFP32 package information 6.4 Thermal characteristics

STM32G070CB/KB/RB List of tables

List of tables

Table 1.	STM32G070CB/KB/RB family device features and peripheral counts	10
Table 2.	Access status versus readout protection level and execution modes	13
Table 3.	Interconnect of STM32G070CB/KB/RB peripherals	17
Table 4.	Temperature sensor calibration values	22
Table 5.	Internal voltage reference calibration values	
Table 6.	Timer feature comparison	
Table 7.	I ² C implementation	26
Table 8.	USART implementation	
Table 9.	SPI/I2S implementation	28
Table 10.	Terms and symbols used in <i>Table 11</i>	30
Table 11.	Pin assignment and description	
Table 12.	Port A alternate function mapping	
Table 13.	Port B alternate function mapping	37
Table 14.	Port C alternate function mapping	
Table 15.	Port D alternate function mapping	
Table 16.	Port F alternate function mapping	
Table 17.	Voltage characteristics	
Table 18.	Current characteristics	
Table 19.	Thermal characteristics	
Table 20.	General operating conditions	
Table 21.	Operating conditions at power-up / power-down	
Table 22.	Embedded reset and power control block characteristics	
Table 23.	Embedded internal voltage reference	45
Table 24.	Current consumption in Run and Low-power run modes at different die temperatures	47
Table 25.	Typical current consumption in Run and Low-power run modes,	
	depending on code executed	48
Table 26.	Current consumption in Sleep and Low-power sleep modes	49
Table 27.	Current consumption in Stop 0 mode	49
Table 28.	Current consumption in Stop 1 mode	49
Table 29.	Current consumption in Standby mode	50
Table 30.	Current consumption in VBAT mode	50
Table 31.	Current consumption of peripherals	
Table 32.	Low-power mode wakeup times	
Table 33.	Regulator mode transition times	54
Table 34.	High-speed external user clock characteristics	
Table 35.	Low-speed external user clock characteristics	
Table 36.	HSE oscillator characteristics	
Table 37.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 38.	HSI16 oscillator characteristics	
Table 39.	LSI oscillator characteristics	
		E0.
Table 40.	PLL characteristics	
Table 41.	Flash memory characteristics	60
Table 41. Table 42.	Flash memory characteristics	60 60
Table 41. Table 42. Table 43.	Flash memory characteristics	60 60 61
Table 41. Table 42. Table 43. Table 44.	Flash memory characteristics	60 60 61 62
Table 41. Table 42. Table 43.	Flash memory characteristics	60 60 61 62 62



Table 47.	I/O current injection susceptibility	63
Table 48.	I/O static characteristics	64
Table 49.	Output voltage characteristics	66
Table 50.	I/O AC characteristics	66
Table 51.	NRST pin characteristics	68
Table 52.	Analog switch booster characteristics	69
Table 53.	ADC characteristics	69
Table 54.	Maximum ADC R _{AIN}	. 71
Table 55.	ADC accuracy	72
Table 56.	TS characteristics	74
Table 57.	V _{BAT} monitoring characteristics	75
Table 58.	V _{BAT} charging characteristics	75
Table 59.	TIMx characteristics	75
Table 60.	IWDG min/max timeout period at 32 kHz LSI clock	. 76
Table 61.	Minimum I2CCLK frequency	76
Table 62.	I2C analog filter characteristics	. 77
Table 63.	SPI characteristics	
Table 64.	I ² S characteristics	81
Table 65.	USART characteristics	83
Table 66.	LQFP64 package mechanical data	84
Table 67.	LQFP48 mechanical data	87
Table 68.	LQFP32 mechanical data	90
Table 69.	Package thermal characteristics	
Table 70.	STM32G070CB/KB/RB ordering information scheme	
Table 71.	Document revision history	95



STM32G070CB/KB/RB List of figures

List of figures

-igure 1.	Block diagram	11
igure 2.	Power supply overview	15
igure 3.	STM32G070RxT LQFP64 pinout	29
igure 4.	STM32G070CxT LQFP48 pinout	29
igure 5.	STM32G070KxT LQFP32 pinout	30
igure 6.	Pin loading conditions	40
igure 7.	Pin input voltage	
igure 8.	Power supply scheme	41
igure 9.	Current consumption measurement scheme	41
igure 10.	VREFINT vs. temperature	
igure 11.	High-speed external clock source AC timing diagram	54
igure 12.	Low-speed external clock source AC timing diagram	
igure 13.	Typical application with an 8 MHz crystal	
igure 14.	Typical application with a 32.768 kHz crystal	
igure 15.	I/O input characteristics	65
igure 16.	I/O AC characteristics definition ⁽¹⁾	
igure 17.	Recommended NRST pin protection	
igure 18.	ADC accuracy characteristics	
igure 19.	Typical connection diagram using the ADC	
igure 20.	SPI timing diagram - slave mode and CPHA = 0	
igure 21.	SPI timing diagram - slave mode and CPHA = 1	
igure 22.	SPI timing diagram - master mode	
igure 23.	1 ² S slave timing diagram (Philips protocol)	
igure 24.	I ² S master timing diagram (Philips protocol)	
igure 25.	LQFP64 package outline	
igure 26.	Recommended footprint for LQFP64 package	
igure 27.	LQFP64 package marking example	
igure 28.	LQFP48 package outline	
igure 29.	Recommended footprint for LQFP48 package	
igure 30.	LQFP48 package marking example	
igure 31.	LQFP32 package outline	
igure 32.	Recommended footprint for LQFP32 package	
igure 33.	LQFP32 package marking example	92



DS12766 Rev 1 7/96

Introduction STM32G070CB/KB/RB

1 Introduction

This document provides information on STM32G070CB/KB/RB microcontrollers, such as description, functional overview, pin assignment and definition, electrical characteristics, packaging, and ordering codes.

Information on memory mapping and control registers is object of reference manual. Information on Arm[®](a) Cortex[®]-M0+ core is available from the www.arm.com website.

arm

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

STM32G070CB/KB/RB Description

2 Description

The STM32G070CB/KB/RB mainstream microcontrollers are based on high-performance Arm[®] Cortex[®]-M0+ 32-bit RISC core operating at up to 64 MHz frequency. Offering a high level of integration, they are suitable for a wide range of applications in consumer, industrial and appliance domains and ready for the Internet of Things (IoT) solutions.

The devices incorporate a memory protection unit (MPU), high-speed embedded memories (128 Kbytes of Flash program memory and 36 Kbytes of SRAM), DMA and an extensive range of system functions, enhanced I/Os and peripherals. The devices offer standard communication interfaces (two I²Cs, two SPIs / one I²S, and four USARTs), one 12-bit ADC (2.5 MSps) with up to 19 channels, a low-power RTC, an advanced control PWM timer, five general-purpose 16-bit timers, two basic two watchdog timers, and a SysTick timer.

The devices operate within ambient temperatures from -40 to 85°C. They can operate with supply voltages from 2.0 V to 3.6 V. Optimized dynamic consumption combined with a comprehensive set of power-saving modes allows the design of low-power applications.

VBAT direct battery input allows keeping RTC and backup registers powered.

The devices come in packages with 32 to 64 pins.



DS12766 Rev 1 9/96

Description STM32G070CB/KB/RB

Table 1. STM32G070CB/KB/RB family device features and peripheral counts

	Peripheral	STM32G070KB	STM32G070CB	STM32G070RB			
Flash memory (Kbyte)		128					
SRAM (Kbyte)		32 (v	32 (with parity) or 36 (without parity)				
	Advanced control	1 (16-bit)					
w	General-purpose	5 (16-bit)					
Timers	Basic		2 (16-bit)				
—	SysTick		1				
	Watchdog		2				
	SPI [I ² S] ⁽¹⁾		2 [1]				
m. ices	I ² C		2				
Comm. interfaces	USART	4					
	RTC	Yes					
	RNG ⁽²⁾	No					
	AES ⁽²⁾	No					
	Tamper pins	2					
	GPIOs	29	43	59			
	Wakeup pins	4	4	5			
12-bit ADC channels		12-bit ADC channels					
	Max. CPU frequency	64 MHz					
	Operating voltage	2.0 - 3.6 V					
	Operating temperature		Ambient: -40 - 85°C Junction: -40 - 105°C				
	Number of pins	32	48	64			

^{1.} The numbers in brackets denote the count of SPI interfaces configurable as I^2S interface.

^{2.} RNG: Random number generator, AES: Advanced Encryption Standard

STM32G070CB/KB/RB Description




Figure 1. Block diagram

3 Functional overview

3.1 Arm[®] Cortex[®]-M0+ core with MPU

The Cortex-M0+ is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture, easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area- and power-optimized 32-bit core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to embedded Arm core, the STM32G070CB/KB/RB devices are compatible with Arm tools and software.

The Cortex-M0+ is tightly coupled with a nested vectored interrupt controller (NVIC) described in Section 3.12.1.

3.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.3 Embedded Flash memory

STM32G070CB/KB/RB devices feature 128 Kbytes of embedded Flash memory available for storing code and data.



Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
 - Level 2: chip readout protection: debug features (Cortex-M0+ serial wire), boot in RAM and bootloader selection are disabled. This selection is irreversible.

Area	Protection			Debug, boot from RAM or boot from system memory (loader)			
	level	Read	Write	Erase	Read	Write	Erase
User	1	Yes	Yes	Yes	No	No	No
memory	2	Yes	Yes	Yes	N/A	N/A	N/A
System	1	Yes	No	No	Yes	No	No
memory	2	Yes	No	No	N/A	N/A	N/A
Option	1	Yes	Yes	Yes	Yes	Yes	Yes
bytes	2	Yes	No	No	N/A	N/A	N/A
Backup	1	Yes	Yes	N/A ⁽¹⁾	No	No	N/A ⁽¹⁾
registers	2	Yes	Yes	N/A	N/A	N/A	N/A

^{1.} Erased upon RDP change from Level 1 to Level 0.

• Write protection (WRP): the protected area is protected against erasing and programming. Two areas per bank can be selected, with 2-Kbyte granularity.

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection
- readout of the ECC fail address from the ECC register

3.4 Embedded SRAM

STM32G070CB/KB/RB devices have 32 Kbytes of embedded SRAM with parity. Hardware parity check allows memory data errors to be detected, which contributes to increasing functional safety of applications.

When the parity protection is not required because the application is not safety-critical, the parity memory bits can be used as additional SRAM, to increase its total size to 36 Kbytes.

The memory can be read/write-accessed at CPU clock speed, with 0 wait states.



DS12766 Rev 1 13/96

3.5 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- boot from User Flash memory
- boot from System memory
- boot from embedded SRAM

The boot pin is shared with a standard GPIO and can be disabled through the boot selector option bit. The boot loader is located in System memory. It manages the Flash memory reprogramming through USART on pins PA9/PA10, PC10/PC11 or PA2/PA3, through I²C-bus on pins PB6/PB7 or PB10/PB11, or through SPI on pins PA4/PA5/PA6/PA7 or PB12/PB13/PB14/PB15.

3.6 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link time and stored at a given memory location.

3.7 Power supply management

3.7.1 Power supply schemes

The STM32G070CB/KB/RB devices require a 2.0 V to 3.6 V operating supply voltage (V_{DD}). Several different power supplies are provided to specific peripherals:

- V_{DD} = 2.0 to 3.6 V
 - V_{DD} is the external power supply for the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD/VDDA pin.
- V_{DDA} = 2.0 V to 3.6 V
 - V_{DDA} is the analog power supply for the A/D converter. V_{DDA} voltage level is identical to V_{DD} voltage as it is provided externally through VDD/VDDA pin.
- $V_{DDIO1} = V_{DD}$
 - V_{DDIO1} is the power supply for the I/Os. V_{DDIO1} voltage level is identical to V_{DD} voltage as it is provided externally through VDD/VDDA pin.
- V_{BAT} = 1.55 V to 3.6 V
 - V_{BAT} is the power supply (through a power switch) for RTC, TAMP, low-speed external 32.768 kHz oscillator and backup registers when V_{DD} is not present. V_{BAT} is provided



externally through VBAT pin. When this pin is not available on the package, VBAT bonding pad is internally bonded to the VDD/VDDA pin.

• V_{REF+} is the input reference voltage for the ADC. When V_{DDA} < 2 V, V_{REF+} must be equal to V_{DDA} . When $V_{DDA} \ge 2$ V, it must be between 2 V and V_{DDA} . It can be grounded when the ADC are not active.

 V_{REF+} is delivered through VREF+ pin. On packages without VREF+ pin, V_{REF+} is internally connected with V_{DD} .

V_{CORE}

An embedded linear voltage regulator is used to supply the V_{CORE} internal digital power. V_{CORE} is the power supply for digital peripherals, SRAM and Flash memory. The Flash memory is also supplied with V_{DD} .




Figure 2. Power supply overview

3.7.2 Power supply supervisor

The device has an integrated power-on/power-down (POR/PDR) reset active in all power modes and ensuring proper operation upon power-on and power-down. It maintains the device in reset when the supply voltage is below $V_{POR/PDR}$ threshold, without the need for an external reset circuit.

3.7.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of digital circuitry in the device.

The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power sleep and Stop modes.

4

DS12766 Rev 1 15/96

In Standby mode, both regulators are powered down and their outputs set in high-impedance state, such as to bring their current consumption close to zero.

3.7.4 Low-power modes

By default, the microcontroller is in Run mode after system or power reset. It is up to the user to select one of the low-power modes described below:

• Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Low-power run mode

This mode is achieved with V_{CORE} supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.

Low-power sleep mode

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the Low-power run mode.

Stop 0 and Stop 1 modes

In Stop 0 and Stop 1 modes, the device achieves the lowest power consumption while retaining the SRAM and register contents. All clocks in the V_{CORE} domain are stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are disabled. The LSE or LSI keep running. The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event. The main regulator remains active in Stop 0 mode while it is turned off in Stop 1 mode.

Standby mode

The Standby mode is used to achieve the lowest power consumption, with POR/PDR always active in this mode. The main regulator is switched off to power down V_{CORE} domain. The low-power regulator is switched off. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

For each I/O, the software can determine whether a pull-up, a pull-down or no resistor shall be applied to that I/O during Standby mode.

Upon entering Standby mode, register contents are lost except for registers in the RTC domain and standby circuitry.

The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper), or when a failure is detected on LSE (CSS on LSE).



Reset mode 3.7.5

During and upon exiting reset, the schmitt triggers of I/Os are disabled so as to reduce power consumption. In addition, when the reset source is internal, the built-in pull-up resistor on NRST pin is deactivated.

3.7.6 VBAT operation

The V_{BAT} power domain, consuming very little energy, includes RTC, and LSE oscillator and backup registers.

In VBAT mode, the RTC domain is supplied from VBAT pin. The power source can be, for example, an external battery or an external supercapacitor. Two anti-tamper detection pins are available.

The RTC domain can also be supplied from VDD/VDDA pin.

By means of a built-in switch, an internal voltage supervisor allows automatic switching of RTC domain powering between V_{DD} and voltage from VBAT pin to ensure that the supply voltage of the RTC domain (V_{BAT}) remains within valid operating conditions. If both voltages are valid, the RTC domain is supplied from VDD/VDDA pin.

An internal circuit for charging the battery on VBAT pin can be activated if the V_{DD} voltage is within a valid range.

Note:

External interrupts and RTC alarm/events cannot cause the microcontroller to exit the VBAT mode, as in that mode the V_{DD} is not within a valid range.

3.8 Interconnect of peripherals

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

Interconnect	
	_

Interconnect source	Interconnect destination	Interconnect action	Run Low-power run	Sleep Low-power sleep	Stop			
	TIMx	Timer synchronization or chaining	Υ	Υ	-			
TIMx	ADCx	Conversion triggers	Υ	Y	-			
TIIVIX	DMA	Memory-to-memory transfer trigger	Υ	Υ	-			
ADCx	TIM1	Timer triggered by analog watchdog	Υ	Υ	-			
RTC	TIM16	Timer input channel from RTC events	Y	Y	-			

Table 3. Interconnect of STM32G070CB/KB/RB peripherals

17/96

Interconnect source	Interconnect destination	Interconnect action	Run Low-power run	Sleep Low-power sleep	Stop
All clocks sources (internal and external)	TIM14,16,17	Clock source used as input channel for RC measurement and trimming	Y	Υ	-
CSS RAM (parity error) Flash memory (ECC error)	TIM1,15,16,17	Timer break	Y	Y	-
CPU (hard fault)	TIM1,15,16,17	Timer break	Υ	-	-
ODIO	TIMx	External trigger	Y	Υ	-
GPIO	ADC	Conversion external trigger	Υ	Υ	-

Table 3. Interconnect of STM32G070CB/KB/RB peripherals (continued)

3.9 Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- Safe clock switching: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different sources can deliver SYSCLK system clock:
 - 4-48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE). It can supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.
 - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to system PLL.
 - System PLL with maximum output frequency of 64 MHz. It can be fed with HSE or HSI16 clocks.
- Auxiliary clock source: two ultra-low-power clock sources for the real-time clock (RTC):
 - 32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for using an external clock.
 - 32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to clock an independent watchdog.



 Peripheral clock sources: several peripherals (I2S, USARTs, I2Cs, ADC) have their own clock independent of the system clock.

- Clock security system (CSS): in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE clock failure can also be detected and generate an interrupt. The CCS feature can be enabled by software.
- Clock output:
 - MCO (microcontroller clock output) provides one of the internal clocks for external use by the application
 - LSCO (low speed clock output) provides LSI or LSE in all low-power modes (except in VBAT operation).

Several prescalers allow the application to configure AHB and APB domain clock frequencies, 64 MHz at maximum.

3.10 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function (AF). Most of the GPIO pins are shared with special digital or analog functions.

Through a specific sequence, this special function configuration of I/Os can be locked, such as to avoid spurious writing to I/O control registers.

3.11 Direct memory access controller (DMA)

Direct memory access (DMA) controller transfers data from a source to a destination, without making it transit through the CPU. DMA transfers are highly efficient; they save CPU resources and facilitate time-critical processing.

The source and the destination of a DMA transfer can be a peripheral or a memory.

The DMA transfer source and destination data types can be programmed independently. If different, the DMA controller performs data type conversion and adapts the addressing at the source and at the destination to their respective data types.

DMA transfer size is the number of DMA transfer cycles to execute, programmable by software. One cycle transfers one data item of selected data type from the DMA transfer source to the DMA transfer destination. The DMA transfer starts at pre-programmed source and destination base addresses. It ends at source and destination addresses that depend on the DMA transfer size, source and destination data types, and on activation of address auto-increment operation.

The DMA transfer starts upon a request from a peripheral or, in the specific case of memory-to-memory transfer, it starts when enabled by software.

The DMA controller executes one DMA transfer cycle per DMA transfer request from a peripheral, until the total number of cycles reaches the pre-programmed DMA transfer size. The circular mode of operation allows to repeat the DMA transfer infinitely, without software intervention.

In the specific case of memory-to-memory transfer, the DMA controller executes, if enabled by the software, the pre-programmed amount of cycles.



DS12766 Rev 1 19/96

The DMA controller provides distinct DMA transfer channels. The channels can be individually configured in term of source and destination location, DMA transfer size, data type, priority level and operating mode. The DMA controller opens one channel at a time, according to channel priorities.

Features of the DMA controller:

- 7 DMA transfer channels, independently configurable by software
- Per-channel DMA transfer trigger upon request from a peripheral
- Per-channel DMA transfer triggered by software (memory-to-memory mode)
- Programmable channel priority levels: very high, high, medium and low
- By-default (hardware) channel priority levels, to arbitrate concurrent requests from channels with identical programmable priority levels
- Byte (8-bit unit), half-word (16-bit unit) and word (32-bit unit) DMA transfer data types, programmable independently for the source and the destination
- Automatic alignment of DMA transfer source and destination addresses according to their respective data types
- Circular operating mode support
- DMA Half Transfer, DMA Transfer Complete and DMA Transfer Error flags, logically OR-ed together in a single interrupt request per channel
- Memory-to-memory, peripheral-to-memory, memory-to-peripheral and peripheral-toperipheral DMA transfer types
- DMA transfer size programmable up to 65535 DMA transfer cycles
- Access to Flash memory, SRAM, APB and AHB peripherals as source and destination

3.12 Interrupts and events

The device flexibly manages events causing interrupts of linear program execution, called exceptions. The Cortex-M0+ processor core, a nested vectored interrupt controller (NVIC) and an extended interrupt/event controller (EXTI) are the assets contributing to handling the exceptions. Exceptions include core-internal events such as, for example, a division by zero and, core-external events such as logical level changes on physical lines. Exceptions result in interrupting the program flow, executing an interrupt service routine (ISR) then resuming the original program flow.

The processor context (contents of program pointer and status registers) is stacked upon program interrupt and unstacked upon program resume, by hardware. This avoids context stacking and unstacking in the interrupt service routines (ISRs) by software, thus saving time, code and power. The ability to abandon and restart load-multiple and store-multiple operations significantly increases the device's responsiveness in processing exceptions.

3.12.1 Nested vectored interrupt controller (NVIC)

The configurable nested vectored interrupt controller is tightly coupled with the core. It handles physical line events associated with a non-maskable interrupt (NMI) and maskable interrupts, and Cortex-M0+ exceptions. It provides flexible priority management.

The tight coupling of the processor core with NVIC significantly reduces the latency between interrupt events and start of corresponding interrupt service routines (ISRs). The ISR vectors are listed in a vector table, stored in the NVIC at a base address. The vector



address of an ISR to execute is hardware-built from the vector table base address and the ISR order number used as offset.

If a higher-priority interrupt event happens while a lower-priority interrupt event occurring just before is waiting for being served, the later-arriving higher-priority interrupt event is served first. Another optimization is called tail-chaining. Upon a return from a higher-priority ISR then start of a pending lower-priority ISR, the unnecessary processor context unstacking and stacking is skipped. This reduces latency and contributes to power efficiency.

Features of the NVIC:

- Low-latency interrupt processing
- 4 priority levels
- Handling of a non-maskable interrupt (NMI)
- Handling of 32 maskable interrupt lines
- Handling of 10 Cortex-M0+ exceptions
- Later-arriving higher-priority interrupt processed first
- Tail-chaining
- Interrupt vector retrieval by hardware

3.12.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller adds flexibility in handling physical line events and allows identifying wake-up events at processor wakeup from Stop mode.

The EXTI controller has 33 channels, of which 16 with rising, falling or rising and falling edge detector capability. Any GPIO and a few peripheral signals can be connected to these channels.

The channels can be independently masked.

The EXTI controller can capture pulses shorter than the internal clock period.

A register in the EXTI controller latches every event even in Stop mode, which allows the software to identify the origin of the processor's wake-up from Stop mode or, to identify the GPIO and the edge event having caused an interrupt.

3.13 Analog-to-digital converter (ADC)

A native 12-bit analog-to-digital converter is embedded into STM32G070CB/KB/RB devices. It can be extended to 16-bit resolution through hardware oversampling. The ADC has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference, V_{BAT} monitoring). It performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of ~2 MSps even with a low CPU speed. An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate in the whole V_{DD} supply range.

The ADC features a hardware oversampler up to 256 samples, improving the resolution to 16 bits (refer to AN2668).



DS12766 Rev 1 21/96

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions with timers.

3.13.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature.

The temperature sensor is internally connected to an ADC input to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor may vary from part to part due to process variation, the uncalibrated internal temperature sensor is suitable only for relative temperature measurements.

To improve the accuracy of the temperature sensor, each part is individually factorycalibrated by ST. The resulting calibration data are stored in the part's System memory, accessible in read-only mode.

144.0	omporatare contoor cambratic	Turus o
Calibration value name	Description	Memory address
TS CAL1	TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75A8 - 0x1FFF 75A9

Table 4. Temperature sensor calibration values

3.13.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC. V_{REFINT} is internally connected to an ADC input. The V_{REFINT} voltage is individually precisely measured for each part by ST during production test and stored in the part's System memory. It is accessible in read-only mode.

Calibration value name	Description	Memory address
VREFINT	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB

Table 5. Internal voltage reference calibration values

3.13.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using an internal ADC input. As the V_{BAT} voltage may be higher than V_{DDA} and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one third the V_{BAT} voltage.



3.14 Timers and watchdogs

The device includes an advanced-control timer, six general-purpose timers, two basic timers, two low-power timers, two watchdog timers and a SysTick timer. *Table 6* compares features of the advanced control, general purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Maximum operating frequency	Prescaler factor	DMA request generation	Capture/ compare channels	Comple- mentary outputs
Advanced- control	TIM1	16-bit	Up, down, up/down	64 MHz	Integer from 1 to 2 ¹⁶	Yes	4	3
	TIM3	16-bit	Up, down, up/down	64 MHz	Integer from 1 to 2 ¹⁶	Yes	4	-
General-	TIM14	16-bit	Up	64 MHz	Integer from 1 to 2 ¹⁶	No	1	-
purpose	TIM15	16-bit	Up	64 MHz	Integer from 1 to 2 ¹⁶	Yes	2	1
	TIM16 TIM17	16-bit	Up	64 MHz	Integer from 1 to 2 ¹⁶	Yes	1	1
Basic	TIM6 TIM7	16-bit	Up	64 MHz	Integer from 1 to 2 ¹⁶	Yes	-	-

Table 6. Timer feature comparison

3.14.1 Advanced-control timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM unit multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The 4 independent channels can be used for:

- input capture
- output compare
- PWM output (edge or center-aligned modes) with full modulation capability (0-100%)
- one-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled, so as to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in Section 3.14.2) using the same architecture, so the advanced-control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

3.14.2 General-purpose timers (TIM3, TIM14, TIM15, TIM16, TIM17)

There are six synchronizable general-purpose timers embedded in the device (refer to *Table 6* for comparison). Each general-purpose timer can be used to generate PWM outputs or act as a simple timebase.

TIM3

This is a full-featured general-purpose timer with 16-bit auto-reload up/downcounter and 16-bit prescaler.

It has four independent channels for input capture/output compare, PWM or one-pulse mode output. It can operate in combination with other general-purpose timers via the Timer Link feature for synchronization or event chaining. It can generate independent DMA request and support quadrature encoders. Its counter can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. It has one channel for input capture/output compare, PWM output or one-pulse mode output. Its counter can be frozen in debug mode.

TIM15, 16 and 17

These are general-purpose timers featuring:

- 16-bit auto-reload upcounter and 16-bit prescaler
- 2 channels and 1 complementary channel for TIM15
- 1 channel and 1 complementary channel for TIM16 and TIM17

All channels can be used for input capture/output compare, PWM or one-pulse mode output. The timers can operate together via the Timer Link feature for synchronization or event chaining. They can generate independent DMA request. Their counters can be frozen in debug mode.

3.14.3 Basic timers (TIM6 and TIM7)

These timers can be used as generic 16-bit timebases.

3.14.4 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 32 kHz internal RC (LSI). Independent of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. Its counter can be frozen in debug mode.

3.14.5 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked by the system clock. It has an early-warning interrupt capability. Its counter can be frozen in debug mode.



3.14.6 SysTick timer

This timer is dedicated to real-time operating systems, but it can also be used as a standard down counter.

Features of SysTick timer:

- 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.15 Real-time clock (RTC), tamper (TAMP) and backup registers

The device embeds an RTC and five 32-bit backup registers, located in the RTC domain of the silicon die.

The ways of powering the RTC domain are described in Section 3.7.6.

The RTC is an independent BCD timer/counter.

Features of the RTC:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month
- Programmable alarm
- On-the-fly correction from 1 to 32767 RTC clock pulses, usable for synchronization with a master clock
- Reference clock detection a more precise second-source clock (50 or 60 Hz) can be used to improve the calendar precision
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy
- Two anti-tamper detection pins with programmable filter
- Timestamp feature to save a calendar snapshot, triggered by an event on the timestamp pin, a tamper event or by switching to VBAT mode
- 17-bit auto-reload wakeup timer (WUT) for periodic events, with programmable resolution and period
- Multiple clock sources and references:
 - A 32.768 kHz external crystal (LSE)
 - An external resonator or oscillator (LSE)
 - The internal low-power RC oscillator (LSI, with typical frequency of 32 kHz)
 - The high-speed external clock (HSE) divided by 32

When clocked by LSE, the RTC operates in VBAT mode and in all low-power modes. When clocked by LSI, the RTC does not operate in VBAT mode, but it does in low-power modes.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wake the device up from the low-power modes.

The backup registers allow keeping 20 bytes of user application data in the event of V_{DD} failure, if a valid backup supply voltage is provided on VBAT pin. They are not affected by the system reset, power reset, and upon the device's wakeup from Standby mode.

577

DS12766 Rev 1 25/96

3.16 Inter-integrated circuit interface (I2C)

The device embeds two I²C-bus peripherals I2C1 and I2C2. Refer to *Table 7* for the features.

The I²C-bus interface handles communication between the microcontroller and the serial I²C-bus. It controls all I²C-bus-specific sequencing, protocol, arbitration and timing.

Features of the I2C peripheral:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and extra output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Clock stretching
- System management bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (packet error checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power system management protocol (PMBus™) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent of the PCLK reprogramming
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 7. I²C implementation

I ² C features ⁽¹⁾	I2C1	I2C2
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus (up to 1 Mbit/s) with extra output drive I/Os	Х	Х
Programmable analog and digital noise filters	Х	Х
SMBus/PMBus hardware support	Х	-
Independent clock	Х	-
Wakeup from Stop mode on address match	Х	-

^{1.} X: supported

3.17 Universal synchronous/asynchronous receiver transmitter (USART)

The device embeds universal synchronous/asynchronous receivers/transmitters (USART1, USART2, USART3, USART4) that communicate at speeds of up to 6 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. Some can also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and have a clock domain independent of the CPU clock, which allows them to wake up the MCU from Stop mode. The wakeup events from Stop mode are programmable and can be:

- start bit detection
- any received data frame
- a specific programmed data frame

All USART interfaces can be served by the DMA controller.

USART1 USART3 USART modes/features(1) **USART2 USART4** Hardware flow control for modem Continuous communication using DMA Χ Χ Multiprocessor communication Х Х Χ Χ Synchronous mode Smartcard mode Х Single-wire half-duplex communication Χ Х IrDA SIR ENDEC block Х I IN mode Χ Χ Dual clock domain and wakeup from Stop mode Χ Receiver timeout interrupt Χ Modbus communication Χ Auto baud rate detection Χ **Driver Enable** Χ

Table 8. USART implementation

3.18 Serial peripheral interface (SPI)

Two SPI interfaces allow communication at up to 32 Mbits/s in master and slave modes. It supports half-duplex, full-duplex and simplex communications. A 3-bit prescaler gives 8 master mode frequencies. The frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and hardware CRC calculation.

The SPI interfaces can be served by the DMA controller.



DS12766 Rev 1 27/96

^{1.} X: supported

One standard I²S interface (multiplexed with SPI1) supporting four different audio standards can operate as master or slave, in half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

Table 9. SPI/I2S implementation

SPI features ⁽¹⁾	SPI1	SPI2
Hardware CRC calculation	X	Х
Rx/Tx FIFO	Х	Х
NSS pulse mode	Х	Х
I ² S mode	Х	-
TI mode	Х	Х

^{1.} X = supported.

3.19 Development support

3.19.1 Serial wire debug port (SW-DP)


An Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

4 Pinouts, pin description and alternate functions

Top view <u>______</u> 48 D PC8 47 PA15 46 PA14-BOOT0 45 PA13 PC12 [2 PC13 [PC14-OSC32 IN PC15-OSC32_OUT 44 PA12 [PA10] 43 PA11 [PA9] 42 PA10 VBAT [VREF+ □ VDD/VDDA ☐ 41 PD9 40 PD8 LQFP64 VSS/VSSA □ 39 PC7 PF0-OSC IN 38 PC6 37 PA9 PF1-OSC_OUT [11 NRST 🗌 36 PA8 PC0 🗆 13 PC1 🗆 14 35 PB15 34 PB14 33 PB13 PC2 🗆 15 PC3 🗌 16 PA0 PA1 PA2 PA3 PA4 PA6 PA7 PC4 PC5 PB10 PB11 PB11 PB11 PB11 MSv47927V1

Figure 3. STM32G070RxT LQFP64 pinout

Figure 4. STM32G070CxT LQFP48 pinout



577

Top view 32 31 30 29 28 27 26 25 24 PA13 23 PA12 [PA10] PB9 PC14-OSC32_IN PC15-OSC32_OUT 22 PA11 [PA9] VDD/VDDA 4 VSS/VSSA 5 21 PA10 20 PC6 LQFP32 NRST 6 PA0 7 19 🗖 PA9 18 PA8 17 PB2 PA1 MSv47929V1

Figure 5. STM32G070KxT LQFP32 pinout

Table 10. Terms and symbols used in Table 11

		T	T Tubic Tr				
Col	umn	Symbol	Definition				
Pin r	name	Terminal name corresponds to parenthesis under the pin name	to its by-default function at reset, unless otherwise specified in me.				
		S	Supply pin				
Pin	type	I	Input only pin				
		I/O	Input / output pin				
		FT	5 V tolerant I/O				
		TT	3.6 V tolerant I/O				
		RST Bidirectional reset pin with embedded weak pull-up resist					
I/O otr	ructure	Options for TT or FT I/Os					
1/0 50	ucture	_f	I/O, Fm+ capable				
		_a	I/O, with analog switch function				
		_c	I/O, with specific electrical characteristics				
		_d	I/O, with specific electrical characteristics				
No	ote	Upon reset, all I/Os are set as analog inputs, unless otherwise specified.					
Pin	Alternate functions	Functions selected through G	GPIOx_AFR registers				
functions	Additional functions	Functions directly selected/er	nabled through peripheral registers				

Table 11. Pin assignment and description

	Table 11. Pin assignment and description									
Pin	Pin Number									
LQFP32	LQFP48	LQFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions		
-	-	1	PC11	I/O	FT	-	USART3_RX, USART4_RX, TIM1_CH4	-		
-	-	2	PC12	I/O	FT	-	TIM14_CH1	-		
-	1	3	PC13	I/O	FT	(1)(2)	TIM1_BKIN	TAMP_IN1,RTC_TS, RTC_OUT1,WKUP2		
-	2	4	PC14- OSC32_IN (PC14)	I/O	FT	(1)(2)	TIM1_BKIN2	OSC32_IN		
2	-	-	PC14- OSC32_IN (PC14)	I/O	FT	(1)(2)	TIM1_BKIN2	OSC32_IN,OSC_IN		
3	3	5	PC15- OSC32_OUT (PC15)	I/O	FT	(1)(2)	OSC32_EN, OSC_EN, TIM15_BKIN	OSC32_OUT		
-	4	6	VBAT	S	-	-	-	-		
-	5	7	VREF+	S	-	-	-	-		
4	6	8	VDD/VDDA	S	-	-	-	-		
5	7	9	VSS/VSSA	S	-	-	-	-		
-	8	10	PF0-OSC_IN (PF0)	I/O	FT	-	TIM14_CH1	OSC_IN		
-	9	11	PF1-OSC_OUT (PF1)	I/O	FT	-	OSC_EN, TIM15_CH1N	OSC_OUT		
6	10	12	NRST	I/O	FT	-	-	NRST		
-	-	13	PC0	I/O	FT	-	-	-		
-	-	14	PC1	I/O	FT	-	TIM15_CH1-	-		
-	-	15	PC2	I/O	FT	-	SPI2_MISO, TIM15_CH2	-		
-	-	16	PC3	I/O	FT	-	SPI2_MOSI	-		
7	11	17	PA0	I/O	FT_a	-	SPI2_SCK, USART2_CTS, USART4_TX	ADC_IN0, TAMP_IN2,WKUP1		



Table 11. Pin assignment and description (continued)

Pin	Num	ber					ent and description (continued)	
LQFP32	LQFP48	LQFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
8	12	18	PA1	I/O	FT_a	-	SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, USART4_RX, TIM15_CH1N, I2C1_SMBA, EVENTOUT	ADC_IN1
9	13	19	PA2	I/O	FT_a	-	SPI1_MOSI/I2S1_SD, USART2_TX, TIM15_CH1	ADC_IN2, WKUP4,LSCO
10	14	20	PA3	I/O	FT_a	-	SPI2_MISO, USART2_RX, TIM15_CH2, EVENTOUT	ADC_IN3
-	15	21	PA4	I/O	TT_a	-	SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, EVENTOUT	ADC_IN4, RTC_OUT2
11	-	-	PA4	I/O	TT_a	-	SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, EVENTOUT	ADC_IN4, TAMP_IN1, RTC_TS, RTC_OUT1,WKUP2
12	16	22	PA5	I/O	TT_a	-	SPI1_SCK/I2S1_CK, USART3_TX, EVENTOUT	ADC_IN5
13	17	23	PA6	I/O	FT_a	-	SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BKIN, USART3_CTS, TIM16_CH1	ADC_IN6
14	18	24	PA7	I/O	FT_a	-	SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1	ADC_IN7
-	-	25	PC4	I/O	FT_a	-	USART3_TX, USART1_TX	ADC_IN17
-	ı	26	PC5	I/O	FT_a	i	USART3_RX, USART1_RX	ADC_IN18, WKUP5
15	19	27	PB0	I/O	FT_a	-	SPI1_NSS/I2S1_WS, TIM3_CH3, TIM1_CH2N, USART3_RX	ADC_IN8
16	20	28	PB1	I/O	FT_a	-	TIM14_CH1, TIM3_CH4, TIM1_CH3N, USART3_RTS_DE_CK, EVENTOUT	ADC_IN9
17	21	29	PB2	I/O	FT_a	-	SPI2_MISO, USART3_TX, EVENTOUT	ADC_IN10
-	22	30	PB10	I/O	FT_fa	-	USART3_TX, SPI2_SCK, I2C2_SCL	ADC_IN11
-	23	31	PB11	I/O	FT_fa	-	SPI2_MOSI, USART3_RX, I2C2_SDA	ADC_IN15



Table 11. Pin assignment and description (continued)

Pin	Num	ber						
LQFP32	LQFP48	LQFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	24	32	PB12	I/O	FT_a	-	SPI2_NSS, TIM1_BKIN, TIM15_BKIN, EVENTOUT	ADC_IN16
-	25	33	PB13	I/O	FT_f	-	SPI2_SCK, TIM1_CH1N, USART3_CTS, TIM15_CH1N, I2C2_SCL, EVENTOUT	-
-	26	34	PB14	I/O	FT_f	-	SPI2_MISO, TIM1_CH2N, USART3_RTS_DE_CK, TIM15_CH1, I2C2_SDA, EVENTOUT	-
-	27	35	PB15	I/O	FT_c	-	SPI2_MOSI, TIM1_CH3N, TIM15_CH1N, TIM15_CH2, EVENTOUT	RTC_REFIN
18	28	36	PA8	I/O	FT_c	-	MCO, SPI2_NSS, TIM1_CH1, EVENTOUT	-
19	29	37	PA9	I/O	FT_fd	-	MCO, USART1_TX, TIM1_CH2, SPI2_MISO, TIM15_BKIN, I2C1_SCL, EVENTOUT	-
20	30	38	PC6	I/O	FT	-	TIM3_CH1	-
-	31	39	PC7	I/O	FT	-	TIM3_CH2	-
-	-	40	PD8	I/O	FT	-	USART3_TX, SPI1_SCK/I2S1_CK	-
-	1	41	PD9	I/O	FT	-	USART3_RX, SPI1_NSS/I2S1_WS, TIM1_BKIN2	-
21	32	42	PA10	I/O	FT_fd	-	SPI2_MOSI, USART1_RX, TIM1_CH3, TIM17_BKIN, I2C1_SDA, EVENTOUT	-
22	33	43	PA11 [PA9] ⁽³⁾	I/O	FT_f	-	SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BKIN2, I2C2_SCL	-
23	34	44	PA12 [PA10] ⁽³⁾	I/O	FT_f	-	SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA	-
24	35	45	PA13	I/O	FT	(4)	SWDIO, IR_OUT, EVENTOUT	
25	36	46	PA14-BOOT0	I/O	FT	(4)	SWCLK, USART2_TX, EVENTOUT	воото



Table 11. Pin assignment and description (continued)

Pin	Num	ber					ent and description (continued)	
LQFP32	LQFP48	LQFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
26	37	47	PA15	I/O	FT	-	SPI1_NSS/I2S1_WS, USART2_RX, USART4_RTS_DE_CK, USART3_RTS_DE_CK, EVENTOUT	-
-	-	48	PC8	I/O	FT	-	TIM3_CH3, TIM1_CH1	-
-	-	49	PC9	I/O	FT	-	I2S_CKIN, TIM3_CH4, TIM1_CH2	-
-	38	50	PD0	I/O	FT_c	-	EVENTOUT, SPI2_NSS, TIM16_CH1	-
-	39	51	PD1	I/O	FT_d	-	EVENTOUT, SPI2_SCK, TIM17_CH1	-
-	40	52	PD2	I/O	FT_c	-	USART3_RTS_DE_CK, TIM3_ETR, TIM1_CH1N	-
-	41	53	PD3	I/O	FT_d	-	USART2_CTS, SPI2_MISO, TIM1_CH2N	-
-	-	54	PD4	I/O	FT	-	USART2_RTS_DE_CK, SPI2_MOSI, TIM1_CH3N	-
-	1	55	PD5	I/O	FT	-	USART2_TX, SPI1_MISO/I2S1_MCK, TIM1_BKIN	-
-	-	56	PD6	I/O	FT	-	USART2_RX, SPI1_MOSI/I2S1_SD	-
27	42	57	PB3	I/O	FT_a	-	SPI1_SCK/I2S1_CK, TIM1_CH2, USART1_RTS_DE_CK, EVENTOUT	-
28	43	58	PB4	I/O	FT_a	-	SPI1_MISO/I2S1_MCK, TIM3_CH1, USART1_CTS, TIM17_BKIN, EVENTOUT	-
29	44	59	PB5	I/O	FT	-	SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM16_BKIN, I2C1_SMBA	WKUP6
30	45	60	PB6	I/O	FT_fa	-	USART1_TX, TIM1_CH3, TIM16_CH1N, SPI2_MISO, I2C1_SCL, EVENTOUT	-
31	46	61	PB7	I/O	FT_fa	-	USART1_RX, SPI2_MOSI, TIM17_CH1N, USART4_CTS, I2C1_SDA, EVENTOUT	-

Pin Number //O structure Pin name Pin type **Alternate** Additional LQFP32 LQFP48 LQFP64 functions functions (function upon reset) SPI2_SCK, TIM16_CH1, 62 PB8 FT_f USART3_TX, TIM15_BKIN, 32 47 I/O I2C1_SCL, EVENTOUT IR_OUT, TIM17_CH1, 48 63 PB9 I/O FT_f USART3_RX, SPI2_NSS, 1 I2C1_SDA, EVENTOUT USART3 TX, USART4 TX, 64 PC10 I/O FT

Table 11. Pin assignment and description (continued)

TIM1_CH3



PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

⁻ The speed should not exceed 2 MHz with a maximum load of 30 pF

⁻ These GPIOs must not be used as current sources (for example to drive an LED).

After a RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers as they are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the RM0444 reference manual.

^{3.} Pin pair PA9/PA10 can be remapped in place of pin pair PA11/PA12 (default mapping), using SYSCFG_CFGR1 register.

^{4.} Upon reset, these pins are configured as SW debug alternate functions, and the internal pull-up on PA13 pin and the internal pull-down on PA14 pin are activated.

	Table 12. Port A alternate function mapping											
Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7				
PA0	SPI2_SCK	USART2_CTS	-	-	USART4_TX	-	-	-				
PA1	SPI1_SCK/ I2S1_CK	USART2_RTS _DE_CK	-	-	USART4_RX	TIM15_CH1N	I2C1_SMBA	EVENTOUT				
PA2	SPI1_MOSI/ I2S1_SD	USART2_TX	-	-	-	TIM15_CH1	-	-				
PA3	SPI2_MISO	USART2_RX	-	-	-	TIM15_CH2	-	EVENTOUT				
PA4	SPI1_NSS/ I2S1_WS	SPI2_MOSI	-	-	TIM14_CH1	-	-	EVENTOUT				
PA5	SPI1_SCK/ I2S1_CK	-	-	-	USART3_TX	-	-	EVENTOUT				
PA6	SPI1_MISO/ I2S1_MCK	TIM3_CH1	TIM1_BKIN	-	USART3_CTS	TIM16_CH1	-	-				
PA7	SPI1_MOSI/ I2S1_SD	TIM3_CH2	TIM1_CH1N	-	TIM14_CH1	TIM17_CH1	-	-				
PA8	MCO	SPI2_NSS	TIM1_CH1	-	-	-	-	EVENTOUT				
PA9	MCO	USART1_TX	TIM1_CH2	-	SPI2_MISO	TIM15_BKIN	I2C1_SCL	EVENTOUT				
PA10	SPI2_MOSI	USART1_RX	TIM1_CH3	-	-	TIM17_BKIN	I2C1_SDA	EVENTOUT				
PA11	SPI1_MISO/ I2S1_MCK	USART1_CTS	TIM1_CH4	-	-	TIM1_BKIN2	I2C2_SCL	-				
PA12	SPI1_MOSI/ I2S1_SD	USART1_RTS _DE_CK	TIM1_ETR	-	-	I2S_CKIN	I2C2_SDA	-				
PA13	SWDIO	IR_OUT	-	-	-	-	-	EVENTOUT				
PA14	SWCLK	USART2_TX	-	-	-	-	-	EVENTOUT				
PA15	SPI1_NSS/ I2S1_WS	USART2_RX	-	-	USART4_RTS _DE_CK	USART3_RTS _DE_CK	-	EVENTOUT				





Table 13. Port B alternate function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PB0	SPI1_NSS/I2S1 _WS	TIM3_CH3	TIM1_CH2N	-	USART3_RX	-	-	-
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	-	USART3_RTS _DE_CK	-	-	EVENTOUT
PB2	-	SPI2_MISO	-	-	USART3_TX	-	-	EVENTOUT
PB3	SPI1_SCK/I2S1 _CK	TIM1_CH2	-	-	USART1_RTS _DE_CK	-	-	EVENTOUT
PB4	SPI1_MISO/I2S1 _MCK	TIM3_CH1	-	-	USART1_CTS	TIM17_BKIN	-	EVENTOUT
PB5	SPI1_MOSI/I2S1 _SD	TIM3_CH2	TIM16_BKIN	-	-	-	I2C1_SMBA	-
PB6	USART1_TX	TIM1_CH3	TIM16_CH1N	-	SPI2_MISO	-	I2C1_SCL	EVENTOUT
PB7	USART1_RX	SPI2_MOSI	TIM17_CH1N	-	USART4_CTS	-	I2C1_SDA	EVENTOUT
PB8	-	SPI2_SCK	TIM16_CH1	-	USART3_TX	TIM15_BKIN	I2C1_SCL	EVENTOUT
PB9	IR_OUT	-	TIM17_CH1	-	USART3_RX	SPI2_NSS	I2C1_SDA	EVENTOUT
PB10	-	-	-	-	USART3_TX	SPI2_SCK	I2C2_SCL	-
PB11	SPI2_MOSI	-	-	-	USART3_RX	-	I2C2_SDA	-
PB12	SPI2_NSS	-	TIM1_BKIN	-	-	TIM15_BKIN	-	EVENTOUT
PB13	SPI2_SCK	-	TIM1_CH1N	-	USART3_CTS	TIM15_CH1N	I2C2_SCL	EVENTOUT
PB14	SPI2_MISO	-	TIM1_CH2N	-	USART3_RTS _DE_CK	TIM15_CH1	I2C2_SDA	EVENTOUT
PB15	SPI2_MOSI	-	TIM1_CH3N	-	TIM15_CH1N	TIM15_CH2	-	EVENTOUT

	Table 14. Port C alternate function mapping											
Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7				
PC0	-	-	-	-	-	-	-	-				
PC1	-	-	TIM15_CH1	-	-	-	-	-				
PC2	-	SPI2_MISO	TIM15_CH2	-	-	-	-	-				
PC3	-	SPI2_MOSI	-	-	-	-	-	-				
PC4	USART3_TX	USART1_TX	-	-	-	-	-	-				
PC5	USART3_RX	USART1_RX	-	-	-	-	-	-				
PC6	-	TIM3_CH1	-	-	-	-	-	-				
PC7	-	TIM3_CH2	-	-	-	-	-	-				
PC8	-	TIM3_CH3	TIM1_CH1	-	-	-	-	-				
PC9	I2S_CKIN	TIM3_CH4	TIM1_CH2	-	-	-	-	-				
PC10	USART3_TX	USART4_TX	TIM1_CH3	-	-	-	-	-				
PC11	USART3_RX	USART4_RX	TIM1_CH4	-	-	-	-	-				
PC12	-	-	TIM14_CH1	-	-	-	-	-				
PC13	-	-	TIM1_BKIN	-	-	-	-	-				
PC14	-	-	TIM1_BKIN2	-	-	-	-	-				
PC15	OSC32_EN	OSC_EN	TIM15_BKIN	-	-	-	-	-				



Table 15. Port D alternate function mapping

	Table 1811 of 2 another table 1 another 1											
Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7				
PD0	EVENTOUT	SPI2_NSS	TIM16_CH1	-	-	-	-	-				
PD1	EVENTOUT	SPI2_SCK	TIM17_CH1	-	-	-	-	-				
PD2	USART3_RTS _DE_CK	TIM3_ETR	TIM1_CH1N	-	-	-	-	-				
PD3	USART2_CTS	SPI2_MISO	TIM1_CH2N	-	-	-	-	-				
PD4	USART2_RTS _DE_CK	SPI2_MOSI	TIM1_CH3N	-	-	-	-	-				
PD5	USART2_TX	SPI1_MISO/I2S1 _MCK	TIM1_BKIN	-	-	-	-	-				
PD6	USART2_RX	SPI1_MOSI/I2S1 _SD	-	-	-	-	-	-				
PD8	USART3_TX	SPI1_SCK/I2S1 _CK	-	-	-	-	-	-				
PD9	USART3_RX	SPI1_NSS/I2S1 _WS	TIM1_BKIN2	-	-	-	-	-				

Table 16. Port F alternate function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PF0	-	-	TIM14_CH1	-	-	-	-	-
PF1	OSC_EN	-	TIM15_CH1N	-	-	-	-	-

DS12766 Rev 1

5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

TBD indicates a value to be defined.

5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A(max)$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = V_{DDA} = 3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor


The loading conditions used for pin parameter measurement are shown in *Figure 6*.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 7.



5.1.6 Power supply scheme




Caution:

Power supply pin pair (VDD/VDDA and VSS/VSSA) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

5.1.7 **Current consumption measurement**

Figure 9. Current consumption measurement scheme



5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 17*, *Table 18* and *Table 19* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 17. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V _{DD} - V _{SS}	External supply voltage	-0.3	4.0	
V _{BAT} - V _{SS}		0.0		
), (1)	Input voltage on FT_xx pins except FT_c	V _{SS} - 0.3	$V_{DD} + 4.0^{(2)}$	V
V _{IN} ⁽¹⁾	Input voltage on FT_c pins	V _{SS} - 0.3	5.5	
	Input voltage on any other pin	V _{SS} - 0.3	4.0	

^{1.} Refer to *Table 18* for the maximum allowed injected current values.

Table 18. Current characteristics

Symbol	Ratings	Max	Unit
I _{VDD/VDDA}	Current into VDD/VDDA power pin (source) ⁽¹⁾	100	
I _{VSS/VSSA}	Current out of VSS/VSSA ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FT_f	15	
I _{IO(PIN)}	Output current sunk by any FT_f pin	20	
	Output current sourced by any I/O and control pin	15	m A
Σ1	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	80	- mA
ΣI _{IO(PIN)}	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	80	
(3)	Injected current on a FT_xx pin	-5 / NA ⁽⁴⁾	
I _{INJ(PIN)} ⁽³⁾	Injected current on a TT_a pin ⁽⁵⁾	-5 / 0	
ΣΙΙ _{ΙΝJ(PIN)} Ι	Total injected current (sum of all I/Os and control pins) ⁽⁶⁾	25	

All main power (VDD/VDDA, VBAT) and ground (VSS/VSSA) pins must always be connected to the external power supplies, in the permitted range.

^{2.} To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.

This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count packages.

A positive injection is induced by V_{IN} > V_{DDIOX} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to *Table 17: Voltage characteristics* for the maximum allowed input voltage values.

^{4.} Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

^{5.} On these I/Os, any current injection disturbs the analog performances of the device.

When several inputs are submitted to a current injection, the maximum ∑|I_{INJ(PIN)}| is the absolute sum of the negative injected currents (instantaneous values).

Table 19. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

5.3 Operating conditions

5.3.1 General operating conditions

Table 20. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	64	MHz
f _{PCLK}	Internal APB clock frequency	-	0	64	IVITIZ
V _{DD}	Digital supply voltage	-	2.0 ⁽¹⁾	3.6	V
V_{DDA}	Analog supply voltage	-	2.0 ⁽¹⁾	3.6	V
V _{BAT}	Backup operating voltage	-	1.55	3.6	V
		All except TT_xx and FT_c	-0.3	Min(V _{DD} + 3.6, 5.5) ⁽²⁾	
V_{IN}	I/O input voltage	TT_xx	-0.3	V _{DD} + 0.3	V
		FT_c	-0.3	5.0 ⁽²⁾	
T _A	Ambient temperature ⁽³⁾	Suffix 6 ⁽⁴⁾	-40	85	°C
T _J	Junction temperature	Suffix 6 ⁽⁴⁾	-40	105	°C

^{1.} When RESET is released functionality is guaranteed down to $V_{\mbox{\scriptsize PDR}}$ min.

5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 21* are derived from tests performed under the ambient temperature condition summarized in *Table 20*.

Table 21. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t _{VDD}	V alamanta	V _{DD} rising	-	8	us/V
	V _{DD} slew rate	V _{DD} falling	10	8	μ5/ ν

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 22* are derived from tests performed under the ambient temperature conditions summarized in *Table 20*.



DS12766 Rev 1 43/96

^{2.} For operation with voltage higher than V_{DD} +0.3 V, the internal pull-up and pull-down resistors must be disabled.

^{3.} The $T_A(max)$ applies to $P_D(max)$. At $P_D < P_D(max)$ the ambient temperature is allowed to go higher than $T_A(max)$ provided that the junction temperature T_J does not exceed $T_J(max)$. Refer to Section 6.4: Thermal characteristics.

^{4.} Temperature range digit in the order code. See Section 7: Ordering information.

Table 22. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
t _{RSTTEMPO} (2)	POR temporization when V_{DD} crosses V_{POR}	V _{DD} rising	-	250	400	μs
V _{POR} ⁽²⁾	Power-on reset threshold	-	2.06	2.10	2.14	V
V _{PDR} ⁽²⁾	Power-down reset threshold	-	1.96	2.00	2.04	V
V	Hysteresis of V _{POR} and V _{PDR}	Hysteresis in continuous mode	-	20	-	mV
V _{hyst_POR_PDR}	Trysteresis or vpor and vpor	Hysteresis in other mode	-	30	-	IIIV

^{1.} Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

^{2.} Guaranteed by design.


5.3.4 Embedded voltage reference

The parameters given in *Table 23* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Table 20: General operating conditions.


Unit **Symbol Parameter Conditions** Min Typ Max -40° C < T_J < 105° C V V_{REFINT} Internal reference voltage 1.182 1.212 1.232 ADC sampling time when reading 4(2) t_{S_vrefint} (1) μs the internal reference voltage Start time of reference voltage 12⁽²⁾ 8 μs t_{start_vrefint} buffer when ADC is enable V_{REFINT} buffer consumption from 20⁽²⁾ 12.5 μΑ I_{DD(VREFINTBUF)} V_{DD} when converted by ADC Internal reference voltage spread 5 $7.5^{(2)}$ $V_{DD} = 3 V$ mV ΔV_{REFINT} over the temperature range 50⁽²⁾ 30 ppm/°C Temperature coefficient T_{Coeff_vrefint} 1000⁽²⁾ 300 Long term stability 1000 hours, T = 25 °C A_{Coeff} ppm $1200^{(2)}$ ppm/V Voltage coefficient $3.0 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$ 250 $V_{DDCoeff}$ 25 V_{REFINT DIV1} 1/4 reference voltage 24 % V_{REFINT DIV2} 1/2 reference voltage 49 50 51

Table 23. Embedded internal voltage reference

3/4 reference voltage



V_{REFINT DIV3}



 V_{REFINT}

75

74

^{1.} The shortest sampling time can be determined in the application by multiple iterations.

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 9: Current consumption measurement scheme*.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{HCLK} frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0454 reference manual).
- When the peripherals are enabled f_{PCLK} = f_{HCLK}
- For Flash memory and shared peripherals f_{PCLK} = f_{HCLK} = f_{HCLKS}

Unless otherwise stated, values given in *Table 24* through *Table 31* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Table 24. Current consumption in Run and Low-power run modes at different die temperatures

		at differen	ditions		Ту	/p	Ма	x ⁽¹⁾	
Symbol	Parameter	General	f _{HCLK}	Fetch from ⁽²⁾	25°C	85°C	25°C	85°C	Unit
			64 MHz		6.9	7.0	8.0	8.4	
			56 MHz		6.1	6.3	7.1	7.6	
			48 MHz	Flash	5.5	5.6	6.2	6.8	
		Range 1; PLL enabled;	32 MHz	memory	3.9	4.0	4.8	5.2	
I _{DD(Run)}			24 MHz		3.1	3.2	3.7	4.3	
		f _{HCLK} = f _{HSI} bypass	16 MHz		2.0	2.1	2.5	3.0	
		(≤16 MHz), f _{HCLK} = f _{PLLRCLK}	64 MHz		6.6	6.8	7.6	7.9	
		(>16 MHz);	56 MHz		5.8	6.1	6.7	7.0	
	Supply		48 MHz	ODANA	5.2	5.3	6.0	6.2	
	current in Run mode		32 MHz	SRAM	3.6	3.7	4.2	4.6	mA
			24 MHz		2.9	3.0	3.4	3.7	
			16 MHz		1.9	1.9	2.3	2.5	
		Range 2; PLL enabled; f _{HCLK} = f _{HSI} bypass (≤16 MHz), f _{HCLK} = f _{PLLRCLK} (>16 MHz); (3)	16 MHz	Flash memory	1.5	1.7	2.0	2.4	
			8 MHz		0.9	1.0	1.4	1.6	
			2 MHz		0.3	0.3	0.6	1.0	
			16 MHz	SRAM	1.5	1.5	1.9	2.2	
			8 MHz		0.8	0.9	1.3	1.4	
			4 MHz		0.4	0.6	0.8	1.1	
			2 MHz		0.3	0.3	0.6	1.0	
			2 MHz		242	281	636	954	
			1 MHz		116	171	606	924	
			500 kHz	Flash memory	74	116	558	840	
		PLL disabled;	125 kHz	mornory	29	73	540	624	
	Supply current in	f _{HCLK} = f _{HSE} bypass (> 32 kHz),	32 kHz		19	62	450	570	
I _{DD(LPRun)}	Low-power	f _{HCLK} = f _{LSE} bypass	2 MHz		219	254	582	840	μA
	run mode	(= 32 kHz); (3)	1 MHz		105	154	516	792	
			500 kHz	SRAM	67	105	438	750	
			125 kHz		26	65	402	528	
			32 kHz		17	61	390	426	

^{1.} Based on characterization results, not tested in production.

^{3.} V_{DD} = 3.0 V for values in Typ columns and 3.6 V for values in Max columns, all peripherals disabled, cache enabled, prefetch disabled for code and data fetch from Flash and enabled from SRAM



DS12766 Rev 1 47/96

^{2.} Prefetch and cache enabled when fetching from Flash

Table 25. Typical current consumption in Run and Low-power run modes, depending on code executed

		<u> </u>	onditions		Тур		Тур	
Symbol	Parameter	General	Code	Fetch from ⁽¹⁾	25 °C	Unit	25 °C	Unit
			Reduced code ⁽³⁾		7.0		110	
			Coremark		6.8		107	
			Dhrystone 2.1	Flash memory	6.5		101	
		Range 1;	Fibonacci]	5.0		78	
		f _{HCLK} = f _{PLLRCLK} =	While(1) loop		5.0		78	
		64 MHz; (2)	Reduced code ⁽³⁾		6.8		106	
I _{DD(Run)}			Coremark		6.8		107	
	Supply current in Run mode		Dhrystone 2.1	SRAM	6.5		102	uA/MHz
			Fibonacci		6.8		106	
			While(1) loop		5.3	mA	83	
			Reduced code ⁽³⁾	Flash memory	1.7	шА	103	
		Range 2; f _{HCLK} = f _{HSI16} = 16 MHz, PLL disabled (2)	Coremark		1.7	-	103	
			Dhrystone 2.1		1.6		100	
			Fibonacci		1.2		76	
			While(1) loop		1.2		76	
			Reduced code ⁽³⁾		1.6		100	
			Coremark		1.5		96	
			Dhrystone 2.1	SRAM	1.5		93	
			Fibonacci		1.6		100	
			While(1) loop		1.2		76	
			Reduced code ⁽³⁾		418		209	
			Coremark]	435		217	
			Dhrystone 2.1	Flash memory	446		223	
	Supply	f -f /0-	Fibonacci		424		212	
	Supply current in	f _{HCLK} = f _{HSl16} /8 = 2 MHz;	While(1) loop		440		220	∧ /\./
I _{DD(LPRun)}	Low-power	PLL disabled	Reduced code ⁽³⁾	SRAM	275	uA	138	- uA/MHz
	run mode		Coremark		270	-	135	
			Dhrystone 2.1		264		132	
			Fibonacci		275		138	
			While(1) loop		253		127	

^{1.} Prefetch and cache enabled when fetching from Flash

^{2.} V_{DD} = 3.3 V, all peripherals disabled, cache enabled, prefetch disabled for execution in Flash and enabled in SRAM

^{3.} Reduced code used for characterization results provided in *Table 24*.

Table 26. Current consumption in Sleep and Low-power sleep modes

		Condition	ons		Тур		Max ⁽¹⁾		
Symbol	Parameter	General	Voltage scaling	f _{HCLK}	25°C	85°C	25°C	85°C	Unit
				64 MHz	2.0	2.1	2.2	2.5	
				56 MHz	1.8	1.9	2.0	2.3	
		Flash memory enabled;	Range 1	48 MHz	1.5	1.7	1.9	2.0	
	Supply current in Sleep mode	f _{HCLK} = f _{HSE} bypass (≤16 MHz; PLL disabled), f _{HCLK} = f _{PLLRCLK} (>16 MHz; PLL enabled); All peripherals disabled	Range	32 MHz	1.1	1.2	1.4	1.6	mA
I _{DD(Sleep)}			CLK L enabled); disabled	24 MHz	0.9	1.0	1.2	1.3	
				16 MHz	0.6	0.7	0.7	0.8	
				16 MHz	0.4	0.6	0.6	0.7	
				8 MHz	0.3	0.3	0.4	0.6	
				2 MHz	0.1	0.2	0.2	0.5	
				2 MHz	65	108	180	432	
	Supply	Flash memory disabled; PLL disabled;		1 MHz	36	83	156	396	
I _{DD(LPSleep)}	current in Low-power	f _{HCLK} = f _{HSE} bypass (> 32 k		500 kHz	27	70	150	300	μA
	sleep mode	f _{HCLK} = f _{LSE} bypass (= 32 kHz); All peripherals disabled		125 kHz	17	61	132	282	
		peripriorate ateasted		32 kHz	15	58	132	270	

^{1.} Based on characterization results, not tested in production.

Table 27. Current consumption in Stop 0 mode

Cumbal	Parameter	Conditions	Тур		Ма	Unit		
Symbol		V _{DD}	25 °C	85 °C	25 °C	85 °C	Oiii	
I _{DD(Stop 0)}	Supply current in Stop 0 mode	2.4 V	110	160	150	264		
		3 V	110	160	150	288	μΑ	
		3.6 V	116	165	156	300		

 $^{{\}bf 1.} \quad {\bf Based} \ {\bf on} \ {\bf characterization} \ {\bf results}, \ {\bf not} \ {\bf tested} \ {\bf in} \ {\bf production}.$

Table 28. Current consumption in Stop 1 mode

Cumbal	Parameter	Conditions ⁽¹⁾		Тур		Max ⁽²⁾		Unit	
Symbol	Parameter	RTC	V _{DD}	25 °C	85 °C	25 °C	85 °C	Oilit	
			2.4 V	3.6	35	12	144		
		Disabled	3 V	3.7	36	18	162		
ı	Supply current		3.6 V	4.2	36	22	168		
IDD(Stop 1)	in Stop 1 mode	Enabled	2.4 V	4.1	35	13	144	μΑ	
		(clocked by LSE bypass)	3 V	4.4	36	19	168		
			3.6 V	4.8	37	24	174		

^{1.} Flash memory not powered.



2. Based on characterization results, not tested in production.

Cumbal	Parameter	Conditions		Тур		Max ⁽¹⁾		Unit	
Symbol		General	V_{DD}	25 °C	85 °C	25 °C	85 °C	Oille	
	Supply current in Standby mode		2.4 V	1.0	2.2	2.7	14		
		RTC disabled	3.0 V	1.2	2.6	3.5	17		
1 .			3.6 V	1.4	3.2	4.1	19		
^I DD(Standby)		DT0	2.4 V	1.5	2.8	3.5	17	- μΑ	
		RTC enabled, clocked by LSI	3.0 V	1.8	3.3	4.6	21		
			3.6 V	2.2	4.1	6.4	25		

Table 29. Current consumption in Standby mode

^{1.} Based on characterization results, not tested in production.

		our carront co	р						
Symbol	Parameter	Conditions		Тур		Max		Unit	
Зушьог		RTC	V _{BAT}	25 °C	85 °C	25 °C	85 °C	Sint	
		Enabled,	2.4 V	286	391	-	-		
	Supply current	clocked by LSE bypass at 32.768 kHz	3.0 V	402	523	-	-		
l			3.6 V	556	721	-	-	nA	
I _{DD_VBAT}	in VBAT mode	Enabled, clocked by LSE crystal at	2.4 V	407	528	-	-	ПА	
			3.0 V	517	660	-	-		
		32.768 kHz	3.6 V	660	897	-	-		

Table 30. Current consumption in VBAT mode

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 48: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.



I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 31: Current consumption of peripherals*, the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIO1} \times f_{SW} \times C$$

where

 $I_{\mbox{\scriptsize SW}}$ is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DDIO1} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

 C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 31*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in Table 17: Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in *Table 31*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 31. Current consumption of peripherals

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	IOPORT Bus	1.0	0.7	0.5	
	GPIOA	3.4	2.8	3.0	
IOPORT	GPIOB	3.1	2.6	2.5	μΑ/MHz
IOPORT	GPIOC	2.9	2.5	3.0	μΑ/IVII IZ
	GPIOD	1.8	1.5	1.5	
	GPIOF	0.7	0.6	1.0	



DS12766 Rev 1 51/96

Table 31. Current consumption of peripherals (continued)

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	Bus matrix	3.2	2.2	2.8	
AHB	All AHB Peripherals	15.0	12.5	14.0	μΑ/MHz
AIID	DMA1/DMAMUX	4.7	3.8	4.5	μΑνίνιι iz
	CRC	0.5	0.4	0.5	
	FLASH	4.1	3.5	4.0	
	All APB peripherals	46.5	47.5	48.0	
	AHB to APB bridge ⁽¹⁾	0.2	0.2	0.1	
	PWR	0.4	0.3	0.5	
APB	SYSCFG	0.4	0.4	0.3	μΑ/MHz
	WWDG	0.4	0.3	0.5	
	TIM1	7.3	6.1	6.5	
	TIM3	3.6	3.0	2.5	
	TIM6	0.7	0.6	0.5	
	TIM7	0.7	0.7	1.0	
	TIM14	1.5	1.2	1.5	
	TIM15	4.0	3.3	3.0	
	TIM16	2.3	2.0	2.0	
	TIM17	0.7	0.7	0.5	
	I2C1	3.8	3.1	3.5	μΑ/MHz
APB	I2C2	0.7	0.6	1.0] '
	SPI2	1.5	1.2	1.0	
	USART1	7.2	6.0	6.5	
	USART2	7.2	6.0	6.0	
	USART3	2.0	1.7	2.0	
	USART4	2.0	1.7	2.0	
	ADC	2.0	1.7	2.0	

^{1.} The AHB to APB Bridge is automatically active when at least one peripheral is ON on the APB.

Wakeup time from low-power modes and voltage scaling 5.3.6 transition times

The wakeup times given in *Table 32* are the latency between the event and the execution of the first user instruction.

DS12766 Rev 1 52/96



Table 32. Low-power mode wakeup times⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{WUSLEEP}	Wakeup time from Sleep to Run mode	-	11	11	CPU
t _{WULPSLEEP}	Wakeup time from Low-power sleep mode	Transiting to Low-power-run-mode execution in Flash memory not powered in Low-power sleep mode; HCLK = HSI16 / 8 = 2 MHz	11	14	cycles
+	Wakeup time from	Transiting to Run-mode execution in Flash memory not powered in Stop 0 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2	5.6	6	
^t wustopo	Stop 0	Transiting to Run-mode execution in SRAM or in Flash memory powered in Stop 0 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2	2	2.4	μs
	Wakeup time from Stop 1	Transiting to Run-mode execution in Flash memory not powered in Stop 1 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2	9.0	11.2	
		Transiting to Run-mode execution in SRAM or in Flash memory powered in Stop 1 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2		7.5	
^t wustop1		Transiting to Low-power-run-mode execution in Flash memory not powered in Stop 1 mode; HCLK = HSI16/8 = 2 MHz; Regulator in low-power mode (LPR = 1 in PWR_CR1)	22	25.3	μs
		Transiting to Low-power-run-mode execution in SRAM in Flash memory powered in Stop 1 mode; HCLK = HSI16 / 8 = 2 MHz; Regulator in low-power mode (LPR = 1 in PWR_CR1)		18	23.5
twustby	Wakeup time from Standby mode	Transiting to Run mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1	14.5	30	μs
t _{WULPRUN}	Wakeup time from Low-power run mode ⁽²⁾	Transiting to Run mode; HSISYS = HSI16/8 = 2 MHz	5	7	μs

^{1.} Based on characterization results, not tested in production.

^{2.} Time until REGLPF flag is cleared in PWR_SR2.

Table 33. Regulator mode transition times⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{VOST}	Transition times between regulator Range 1 and Range 2 ⁽²⁾	HSISYS = HSI16	20	40	μs

^{1.} Based on characterization results, not tested in production.

5.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in *Section 5.3.14*. See *Figure 11* for recommended clock input waveform.

Table 34. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source frequency	Voltage scaling Range 1	-	- 8 48		MHz
1102_0%	oser external clock source frequency	Voltage scaling Range 2	-	8	26	IVI∏∠
V _{HSEH}	OSC_IN input pin high level voltage	-	0.7 V _{DDIO1}	-	V _{DDIO1}	V
V _{HSEL}	OSC_IN input pin low level voltage	-	V _{SS}	-	0.3 V _{DDIO1}	V
t _{w(HSEH)}	OSC IN high or low time	Voltage scaling Range 1	7	-	-	nc
t _{w(HSEL)}	OSC_IN High or low time	Voltage scaling Range 2	18	-	-	ns

^{1.} Guaranteed by design.

Figure 11. High-speed external clock source AC timing diagram



^{2.} Time until VOSF flag is cleared in PWR_SR2.

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in Section 5.3.14. See Figure 12 for recommended clock input waveform.

Table 35. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{LSE_ext}	User external clock source frequency	-	-	32.768	1000	kHz	
V_{LSEH}	OSC32_IN input pin high level voltage	-	0.7 V _{DDIO1}	-	V _{DDIO1}	V	
V _{LSEL}	OSC32_IN input pin low level voltage	-	V_{SS}	-	0.3 V _{DDIO1}	V	
$t_{w(LSEH)}$ $t_{w(LSEL)}$	OSC32_IN high or low time	-	250	-	-	ns	

^{1.} Guaranteed by design.

Figure 12. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 36*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Conditions⁽²⁾ **Symbol** Min Unit Parameter Typ Max 4 8 48 MHz Oscillator frequency fosc in R_{F} 200 Feedback resistor _ kΩ _ During startup⁽³⁾ 5.5 $V_{DD} = 3 V$ Rm = 30Ω , 0.44 CL = 10 pF@8 MHz $V_{DD} = 3 V$ $Rm = 45 \Omega$, 0.45 CL = 10 pF@8 MHz $V_{DD} = 3 V$ HSE current consumption mΑ IDD(HSE) $Rm = 30 \Omega$ 0.68 CL = 5 pF@48 MHz $V_{DD} = 3 V$ $Rm = 30 \Omega$. 0.94 CL = 10 pF@48 MHz $V_{DD} = 3 V$ $Rm = 30 \Omega$, 1.77 CL = 20 pF@48 MHz Maximum critical crystal G_m Startup 1.5 mA/\ transconductance t_{SU(HSE)}(4) V_{DD} is stabilized Startup time 2 ms

Table 36. HSE oscillator characteristics⁽¹⁾

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 13*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .



^{1.} Guaranteed by design.

^{2.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

^{3.} This consumption level occurs during the first 2/3 of the $t_{\mbox{\scriptsize SU(HSE)}}$ startup time

^{4.} t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 13. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 37*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 37. LSE oscillator characteristics (f_{LSE} = 32.768 kHz)⁽¹⁾

Symbol Parameter Conditions⁽²⁾ Min Typ Max

LSEDRV[1:0] = 00
Low drive capability

Cyllibol	i didilietei	Conditions	141111	קעי	WIGA	Oilit
		LSEDRV[1:0] = 00 Low drive capability	-	250	-	
I _{DD(LSE)}	LSE current consumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	nA
		LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	IIA
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
	Maximum critical crystal gm	LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	
Gm		LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	πΔ/\/
Gm _{critmax}		LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	μΑ/V
		LSEDRV[1:0] = 11 High drive capability	-	-	2.7	
t _{SU(LSE)} (3)	Startup time	V _{DD} is stabilized	-	2	-	S



- 1. Guaranteed by design.
- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Resonator with integrated capacitors C_{L1} OSC32_IN Drive 32.768 kHz programmable resonator amplifier OSC32_OUT C_{L2}

Figure 14. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

Internal clock source characteristics 5.3.8

The parameters given in *Table 38* are derived from tests performed under ambient temperature and supply voltage conditions summarized in Table 20: General operating conditions. The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator

Table 38. HSI16 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	HSI16 frequency	V _{DD} =3.0 V, T _A =30 °C	15.88	-	16.08	MHz
		From code 127 to 128	-8	-6	-4	
TRIM	HSI16 frequency user trimming step	From code 63 to 64 From code 191 to 192	-5.8	-3.8	-1.8	%
		For all other code increments	0.2	0.3	0.4	
D _{HSI16} ⁽²⁾	Duty Cycle	-	45	-	55	%
	HSI16 oscillator frequency drift over temperature	T _A = 0 to 85 °C	-1	-	1	%
Δ Temp(HSI16)		T _A = -40 to 85 °C	-2	-	1.5	%

DS12766 Rev 1 58/96

(
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$\Delta_{ extsf{VDD(HSI16)}}$	HSI16 oscillator frequency drift over V _{DD}	V _{DD} =V _{DD} (min) to 3.6 V	-0.1	-	0.05	%
t _{su(HSI16)} ⁽²⁾	HSI16 oscillator start-up time	-	-	0.8	1.2	μs
t _{stab(HSI16)} ⁽²⁾ HSI16 oscillator stabilization time I _{DD(HSI16)} ⁽²⁾ HSI16 oscillator power consumption		-	-	3	5	μs
		-	-	155	190	μΑ

Table 38. HSI16 oscillator characteristics⁽¹⁾ (continued)

Low-speed internal (LSI) RC oscillator

Table 39. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	LSI frequency	V _{DD} = 3.0 V, T _A = 30 °C	31.04	-	32.96	
f _{LSI}		$V_{DD} = V_{DD}(min)$ to 3.6 V, $T_A = -40$ to 85 °C	29.5	-	34	kHz
t _{SU(LSI)} ⁽²⁾	LSI oscillator start-up time	-	-	80	130	μs
t _{STAB(LSI)} (2)	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption	-	-	110	180	nA

^{1.} Based on characterization results, not tested in production.

5.3.9 PLL characteristics

The parameters given in *Table 40* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 20: General operating conditions*.

Table 40. PLL characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLL_IN}	PLL input clock frequency ⁽²⁾	-	2.66	ı	16	MHz
D _{PLL_IN}	PLL input clock duty cycle	-	45	-	55	%
f	PLL multiplier output clock P	Voltage scaling Range 1	3.09	-	122	MHz
f _{PLL_P_OUT}		Voltage scaling Range 2	3.09	-	40	IVII IZ
f	PLL multiplier output clock R	Voltage scaling Range 1	12	-	64	MHz
f _{PLL_R_OUT}		Voltage scaling Range 2	12	-	16	IVITIZ
f	PLL VCO output	Voltage scaling Range 1	96	-	344	MHz
f _{VCO_OUT}		Voltage scaling Range 2	96	-	128	



^{1.} Based on characterization results, not tested in production.

^{2.} Guaranteed by design.

^{2.} Guaranteed by design.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{LOCK}	PLL lock time	-	-	15	40	μs
Jitter	RMS cycle-to-cycle jitter	System clock 56 MHz	-	50	-	±nc
Jillei	RMS period jitter	System clock 30 lvii iz	-	40	-	±ps
	PLL power consumption on V _{DD} ⁽¹⁾	VCO freq = 96 MHz	-	200	260	
I _{DD(PLL)}		VCO freq = 192 MHz	-	300	380	μΑ
		VCO freq = 344 MHz	-	520	650	

^{1.} Guaranteed by design.

5.3.10 Flash memory characteristics

Table 41. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{prog}	64-bit programming time	-	85	125	μs
	Row (32 double word) programming	Normal programming	2.7	4.6	
^t prog_row	time	Fast programming	1.7	2.8	
	Page (2 Khyte) programming time	Normal programming	21.8	36.6	ms
^t prog_page	Page (2 Kbyte) programming time	Fast programming	13.7	22.4	
t _{ERASE}	Page (2 Kbyte) erase time	-	22.0	40.0	
	Bank (128 Kbyte ⁽²⁾) programming time	Normal programming	1.4	2.4	S
^t prog_bank		Fast programming	0.9	1.4	
t _{ME}	Mass erase time	-	22.1	40.1	ms
		Programming	3	-	
I _{DD(FlashA)}	Average consumption from V _{DD}	Page erase	3	-	mA
		Mass erase	3	-	
I _{DD(FlashP)}	Maximum current (peak)	Programming, 2 μs peak duration	7	-	mΛ
	Maximum current (peak)	Erase, 41 µs peak duration	7	-	+ mA

^{1.} Guaranteed by design.

Table 42. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	T _A = -40 to +105 °C	1	kcycles
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 85 °C	15	Years



^{2.} Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between the two PLLs.

^{2.} Values provided also apply to devices with less Flash memory than one 128 Kbyte bank

- 1. Guaranteed by characterization results.
- 2. Cycling performed over the whole temperature range.

5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 43*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class			
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_A = +25 °C, f_{HCLK} = 64 MHz, LQFP64, conforming to IEC 61000-4-2	2B			
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V _{DD} = 3.3 V, T _A = +25 °C, f _{HCLK} = 64 MHz, LQFP64, conforming to IEC 61000-4-4	5A			

Table 43. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- corrupted program counter
- unexpected reset
- critical data corruption (for example control registers)

57

DS12766 Rev 1 61/96

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{HCLK}] 8 MHz / 64 MHz	Unit
	Peak level	V _{DD} = 3.6 V, T _A = 25 °C, LQFP64 package compliant with IEC 61967-2	0.1 MHz to 30 MHz	7	
			30 MHz to 130 MHz	-1	dΒμV
S _{EMI}			130 MHz to 1 GHz	8	
			1 GHz to 2 GHz	7	
			EMI level	2.5	-

Table 44. EMI characteristics

5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit			
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V			
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-002	C2a	500	V			

Table 45. ESD absolute maximum ratings

57/

^{1.} Based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current is injected to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 46. Electrical sensitivity

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +125 °C conforming to JESD78	П

5.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIO1} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out-of-range parameter: ADC error above a certain limit (higher than 5 LSB TUE), induced leakage current on adjacent pins out of conventional limits (-5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 47.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 47. I/O current injection susceptibility⁽¹⁾

			Functional s	usceptibility	
Symbol	Description		Negative injection	Positive injection	Unit
	Injected current	All except PA4, PA5, PA6, PB0, PB3, and PC0	-5	N/A	mA
I _{INJ}	on pin	PA4, PA5	-5	0	mA
		PA6, PB0, PB3, and PC0	0	N/A	mA

1. Based on characterization results, not tested in production.



DS12766 Rev 1 63/96

5.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under the conditions summarized in *Table 20: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Table 48. I/O static characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
		All except	V _{DD} (min) < V _{DDIO1} < 3.6 V			0.3 x V _{DDIO1}	
V _{IL} ⁽¹⁾	I/O input low level voltage	FT_c		-	-	0.39 x V _{DDIO1} - 0.06 ⁽³⁾	٧
		FT c	V _{DDIO1} < 2.7 V	-	-	0.3 x V _{DDIO1}	
		F 1_C	$V_{DD}(min) < V_{DDIO1} < 2.7 V$	-	-	0.25 x V _{DDIO1}	
		All except	V _{DD} (min) < V _{DDIO1} < 3.6 V	0.7 x V _{DDIO1} (-	-	
V _{IH} ⁽¹⁾	I/O input high level voltage	FT_c	V _{DD} (IIIII)	0.49 x V _{DDIO1} + 0.26 ⁽³⁾	-	-	٧
		FT_c	$V_{DD}(min) < V_{DDIO1} < 3.6 V$	0.7 x V _{DDIO1}	-	5	
V _{hys} ⁽³⁾	I/O input hysteresis	TT_xx, FT_xx, NRST	V _{DD} (min) < V _{DDIO1} < 3.6 V	-	200	-	mV
		FT_xx	$0 < V_{IN} \le V_{DDIO1}$	-	-	±70	
		except FT_c	$V_{DDIO1} \le V_{IN} \le V_{DDIO1} + 1 V$	-	-	600 ⁽⁴⁾	
		and FT_d	$V_{DDIO1} + 1 V < V_{IN} \le 5.5 V^{(3)}$	-	-	150 ⁽⁴⁾	
		FT_c	$0 < V_{IN} \le V_{DDIO1}$	-	-	2000	
I _{lkg}	Input leakage current ⁽³⁾	1 1_0	$V_{DDIO1} < V_{IN} \le 5 V$	-	-	3000 ⁽⁴⁾	nA
		FT_d	$0 < V_{IN} \le V_{DDIO1}$	-	-	4500	
			$V_{DDIO1} < V_{IN} \le 5.5 \text{ V}$	-	-	9000 ⁽⁴⁾	
			$0 < V_{IN} \le V_{DDIO1}$	-	-	±150	
		TT_a	$V_{DDIO1} < V_{IN} \le V_{DDIO1} + 0.3 V$	-	-	2000 ⁽⁴⁾	
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	V _{IN} = V	SS	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	V _{IN} = V _I	DDIO1	25	40	55	kΩ
C _{IO}	I/O pin capacitance		-	-	5	-	pF

^{1.} Refer to Figure 15: I/O input characteristics.



^{2.} Tested in production.

^{3.} Guaranteed by design.

- This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula: I_{Total_lleak_max} = 10 μA + [number of I/Os where V_{IN} is applied on the pad] x I_{lkg}(Max).
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters, as shown in *Figure 15*.




Figure 15. I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OI}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DDIO1}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 17: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating I_{VSS} (see *Table 17: Voltage characteristics*).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in



DS12766 Rev 1 65/96

Table 20: General operating conditions. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL}	Output low level voltage for an I/O pin	CMOS port ⁽²⁾	-	0.4	
V _{OH}	Output high level voltage for an I/O pin	$ I_{IO} = 2 \text{ mA for FT_c I/Os}$ = 6 mA for other I/Os $V_{DDIO1} \ge 2.7 \text{ V}$	V _{DDIO1} - 0.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$ I_{IO} = 2 \text{ mA for FT_c I/Os}$ = 6 mA for other I/Os $V_{DDIO1} \ge 2.7 \text{ V}$	2.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	All I/Os except FT_c	-	1.3	٧
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = 18 mA V _{DDIO1} ≥ 2.7 V	V _{DDIO1} - 1.3	-	-
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 1 mA for FT_c I/Os	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	= 3 mA for other I/Os	V _{DDIO1} - 0.45	-	
V _{OLFM+}	Output low level voltage for an FT I/O	I _{IO} = 20 mA V _{DDIO1} ≥ 2.7 V	-	0.4	

Table 49. Output voltage characteristics⁽¹⁾

 $|I_{IO}| = 9 \text{ mA}$

Input/output AC characteristics

pin in FM+ mode (FT I/O with f option)

The definition and values of input/output AC characteristics are given in *Figure 16* and *Table 50*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
			C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	2	
	Fmax	Maximum frequency	C=50 pF, 2.0 V ≤ V _{DDIO1} ≤ 2.7 V	-	0.35	MHz
	Fillax	Maximum nequency	C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	3	IVII IZ
00			C=10 pF, 2.0 V ≤ V _{DDIO1} ≤ 2.7 V	-	0.45	
00			C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	100	
	Tr/Tf	Output rise and fall time	C=50 pF, 2.0 V ≤ V _{DDIO1} ≤ 2.7 V	-	225	no
	11/11		C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	75	ns
			C=10 pF, 2.0 V ≤ V _{DDIO1} ≤ 2.7 V	-	150	

Table 50. I/O AC characteristics⁽¹⁾⁽²⁾

66/96 DS12766 Rev 1



0.4

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 17: Voltage characteristics*, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Table 50. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
			C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	10	
	Fmax	Maximum frequency	C=50 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V		2	MHz
	Fillax	C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	15	IVII IZ	
01			C=10 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	2.5	
01			C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	30	
	Tr/Tf	Output rice and fall time	C=50 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	60	200
	11/11	Output rise and fall time	C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	15	ns
			C=10 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	30	
			C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	30	
	Fmax	Maximum frequency	C=50 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	15	MHz
	Tillax	waxiinuiii irequency	C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	60	IVITIZ
10			C=10 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	30	
10	Tr/Tf Out		C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	11	
		Output rise and fall time	C=50 pF, $1.6 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	22	ns
		Output rise and fail time	C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	4	113
ı			C=10 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	8	
1			C=30 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	60	
	Fmax	Maximum frequency	C=30 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	30	MHz
	Fillax	waxiiiiuiii iiequelicy	C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	80 ⁽³⁾	IVII IZ
11			C=10 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	40	
			C=30 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	5.5	
	Tr/Tf	Output rise and fall time	C=30 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	11	ne
	11/11	Output rise and fair time	C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	2.5	ns
			C=10 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	5	
Fm+	Fmax	Maximum frequency	C=50 pF, 1.6 V ≤ V _{DDIO1} ≤ 3.6 V	-	1	MHz
riii t	Tf	Output fall time ⁽⁴⁾	C-30 pr, 1.0 v ≥ v _{DDIO1} ≥ 3.6 v	-	5	ns

The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the RM0454 reference manual for a description of GPIO Port configuration register.

^{2.} Guaranteed by design.

^{3.} This value represents the I/O capability but the maximum system frequency is limited to 64 MHz.

^{4.} The fall time is defined between 70% and 30% of the output waveform, according to I²C specification.




Figure 16. I/O AC characteristics definition⁽¹⁾

1. Refer to Table 50: I/O AC characteristics.

5.3.15 NRST input characteristics

The NRST input driver uses CMOS technology. It is connected to a permanent pull-up resistor, $\mathsf{R}_{\mathsf{PU}}.$

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Table 31. NR31 pill characteristics						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 x V _{DDIO1}	V
V _{IH(NRST)}	NRST input high level voltage	-	0.7 x V _{DDIO1}	-	-	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R_{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	-	70	ns
V _{NF(NRST)}	NRST input not filtered pulse	2.0 V ≤ V _{DD} ≤ 3.6 V	350	-	-	ns

Table 51. NRST pin characteristics⁽¹⁾

^{1.} Guaranteed by design.

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 17. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 51: NRST pin characteristics. Otherwise the reset will not be taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

5.3.16 Analog switch booster

Table 52. Analog switch booster characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
V_{DD}	Supply voltage	V _{DD} (min)	-	3.6	V
t _{SU(BOOST)}	Booster startup time	-	-	240	μs
	Booster consumption for $V_{DD} \le 2.7 \text{ V}$	-	-	500	
	Booster consumption for $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	-	900	

^{1.} Guaranteed by design.

5.3.17 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in *Table 53* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 20: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 53. ADC characteristics⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage	-	2.0	-	3.6	V
V _{REF+}	Positive reference voltage	-	2	-	V _{DDA}	V
f	ADC clock frequency	Range 1	0.14	-	35	MHz
f _{ADC}	ADC GOCK frequency	Range 2	0.14	-	16	IVIFIZ



Table 53. ADC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
		12 bits	-	-	2.50	
		10 bits	-	-	2.92	
f _s	Sampling rate	8 bits	-	-	3.50	MSps
		6 bits	-	-	4.38	
		f _{ADC} = 35 MHz; 12 bits	-	-	2.35	
f _{TRIG}	External trigger frequency	12 bits	-	-	f _{ADC} /15	MHz
V _{AIN} ⁽³⁾	Conversion voltage range	-	V _{SSA}	-	V _{REF+}	V
R _{AIN}	External input impedance	-	_	-	50	kΩ
C _{ADC}	Internal sample and hold capacitor	-	-	5	-	pF
t _{STAB}	ADC power-up time	-		2		Conversion cycle
	Calibration time	f _{ADC} = 35 MHz		2.35		μs
t _{CAL}	Calibration time	-		82		1/f _{ADC}
	Trigger conversion	CKMODE = 00	2	-	3	
t	latency; Regular and injected	CKMODE = 01	-	-	2.75	1/f
t _{LATR}	channels without	CKMODE = 10	-	-	2.63	1/f _{ADC}
	conversion abort	CKMODE = 11	-	-	3	
t _s	Sampling time	f _{ADC} = 35 MHz	0.043	-	4.59	μs
y	Camping time	-	1.5	-	160.5	1/f _{ADC}
t _{ADCVREG_STUP}	ADC voltage regulator start-up time	-	-	-	20	μs
	Total conversion time	f _{ADC} = 35 MHz Resolution = 12 bits	0.40	-	4.95	μs
t _{CONV}	(including sampling time)	Resolution = 12 bits	t _s + 12.5 cycles for successive approximation = 14 to 173		1/f _{ADC}	
t _{IDLE}	Laps of time allowed between two conversions without rearm	-	-	-	100	μs



	14510 0017150 0114140101101100					
Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
		f _s = 2.5 MSps	-	410	-	
I _{DDA(ADC)}	ADC consumption from V _{DDA}	f _s = 1 MSps	-	164	-	μΑ
	- DDA	f _s = 10 kSps	-	17	-	
		f _s = 2.5 MSps	-	65	-	
I _{DDV(ADC)}	ADC consumption from V _{REF+}	f _s = 1 MSps	-	26	-	μA
	- INLI T	f = 10 kSps	_	0.26	_	

Table 53. ADC characteristics⁽¹⁾ (continued)

Table 54. Maximum ADC R_{AIN}

Resolution	Sampling cycle at 35 MHz	Sampling time at 35 MHz [ns]	Max. R _{AIN} ⁽¹⁾⁽²⁾ (Ω)
	1.5	43	50
	3.5	100	680
	7.5	214	2200
12 bits	12.5	357	4700
12 bits	19.5	557	8200
	39.5	1129	15000
	79.5	2271	33000
	160.5	4586	50000
	1.5	43	68
	3.5	100	820
	7.5	214	3300
10 hito	12.5	357	5600
10 bits	19.5	557	10000
	39.5	1129	22000
	79.5	2271	39000
	160.5	4586	50000

^{1.} Guaranteed by design

^{2.} I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when V_{DDA} < 2.4 V and disabled when $V_{DDA} \ge 2.4$ V.

V_{REF+} is internally connected to V_{DDA} on some packages.Refer to Section 4: Pinouts, pin description and alternate functions for further details.

Table 54. Maximum ADC R_{AIN} (continued)

Resolution	Sampling cycle at 35 MHz	Sampling time at 35 MHz [ns]	Max. R _{AIN} ⁽¹⁾⁽²⁾ (Ω)
	1.5	43	82
	3.5	100	1500
	7.5	214	3900
O hita	12.5	357	6800
8 bits	19.5	557	12000
	39.5	1129	27000
	79.5	2271	50000
	160.5	4586	50000
	1.5	43	390
	3.5	100	2200
	7.5	214	5600
C hita	12.5	357	10000
6 bits	19.5	557	15000
	39.5	1129	33000
	79.5	2271	50000
	160.5	4586	50000

^{1.} Guaranteed by design.

Table 55. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions ⁽⁴⁾	Min	Тур	Max	Unit
ET	Total unadjusted error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	3	6.5	LSB
EO	Offset error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_{S} \le 2.5 \text{ MSps};$ $T_{A} = \text{entire range}$	ı	1.5	4.5	LSB
EG	Gain error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_{S} \le 2.5 \text{ MSps};$ $T_{A} = \text{entire range}$	-	3	5	LSB
ED	Differential linearity error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_{S} \le 2.5 \text{ MSps};$ $T_{A} = \text{entire range}$	ı	1.2	1.5	LSB
EL	Integral linearity error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_{S} \le 2.5 \text{ MSps};$ $T_{A} = \text{entire range}$	-	2.5	3	LSB

^{2.} I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when $V_{DDA} < 2.4 \text{ V}$ and disabled when $V_{DDA} \ge 2.4 \text{ V}$.

Symbol	Parameter	Conditions ⁽⁴⁾	Min	Тур	Max	Unit
ENOB	Effective number of bits	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	9.6	10.2	-	bit
SINAD	Signal-to- noise and distortion ratio	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC}=35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A=\text{entire range}$	59.5	63	-	dB
SNR	Signal-to- noise ratio	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	60	64	-	dB
THD	Total harmonic distortion	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_{S} \le 2.5 \text{ MSps};$ $T_{A} = \text{entire range}$	-	-74	-70	dB

Table 55. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾ (continued)

- 1. Based on characterization results, not tested in production.
- 2. ADC DC accuracy values are measured after internal calibration.
- Injecting negative current on any analog input pin significantly reduces the accuracy of A-to-D conversion of signal on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins susceptible to receive negative current.
- 4. I/O analog switch voltage booster enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when V_{DDA} < 2.4 V and disabled when V_{DDA} \geq 2.4 V.




Figure 18. ADC accuracy characteristics

DS12766 Rev 1 73/96

Electrical characteristics STM32G070CB/KB/RB




Figure 19. Typical connection diagram using the ADC

- 1. Refer to Table 53: ADC characteristics for the values of R_{AIN} and C_{ADC}.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 48: I/O static characteristics* for the value of the pad capacitance). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.
- 3. Refer to Table 48: I/O static characteristics for the values of Ilkg.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 8: Power supply scheme*. The 100 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

5.3.18 Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{TS} linearity with temperature		±1	±2	°C
Avg_Slope ⁽²⁾	Average slope		2.5	2.7	mV/°C
V ₃₀	Voltage at 30°C (±5 °C) ⁽³⁾		0.76	0.785	V
t _{START(TS_BUF)} (1)	Sensor Buffer Start-up time in continuous mode ⁽⁴⁾		8	15	μs
t _{START} (1)	Start-up time when entering in continuous mode ⁽⁴⁾	-	70	120	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature		-	-	μs
I _{DD(TS)} ⁽¹⁾	Temperature sensor consumption from V_{DD} , when selected by ADC	-	4.7	7	μΑ

Table 56. TS characteristics

- 1. Guaranteed by design.
- 2. Based on characterization results, not tested in production.
- Measured at V_{DDA} = 3.0 V ±10 mV. The V₃₀ ADC conversion result is stored in the TS_CAL1 byte.
- 4. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

5.3.19 V_{BAT} monitoring characteristics

Table 57. V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	39	-	kΩ
Q	Ratio on V _{BAT} measurement	-	3	-	-
Er ⁽¹⁾	Error on Q	-10	-	10	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading the VBAT	12	-	-	μs

^{1.} Guaranteed by design.

Table 58. V_{BAT} charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{BC}	Battery	VBRS = 0	-	5	-	. 0
	charging resistor	VBRS = 1	-	1.5	-	kΩ

5.3.20 Timer characteristics

The parameters given in the following tables are guaranteed by design. Refer to Section 5.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 59. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
+	Timer resolution time	-	1	-	t _{TIMxCLK}
^t res(TIM)	Timer resolution time	f _{TIMxCLK} = 64 MHz	15.625	-	ns
f	Timer external clock frequency	-	0	f _{TIMxCLK} /2	MHz
f _{EXT}	on CH1 to CH4	f _{TIMxCLK} = 64 MHz	0	40	IVII IZ
Res _{TIM}	Timer resolution	TIMx	-	16	bit
t	16-bit counter clock period	-	1	65536	t _{TIMxCLK}
tcounter	To-bit counter clock period	f _{TIMxCLK} = 64 MHz	0.015625	1024	μs
t	Maximum possible count with	-	-	65536 × 65536	t _{TIMxCLK}
^t MAX_COUNT	32-bit counter	f _{TIMxCLK} = 64 MHz	-	67.10	s

^{1.} TIMx is used as a general term in which x stands for 1,, 3, 4, 5, 6, 7, 8, 15, 16 or 17.



DS12766 Rev 1 75/96

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

Table 60. IWDG min/max timeout period at 32 kHz LSI clock⁽¹⁾

5.3.21 Characteristics of communication interfaces

I²C-bus interface characteristics

The I²C-bus interface meets timing requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The timings are guaranteed by design as long as the I2C peripheral is properly configured (refer to the reference manual RM0454) and when the I2CCLK frequency is greater than the minimum shown in the following table.

Symbol	Parameter		Тур	Unit	
		Standard-mode		2	
		Analog filter enabled			
		Fast-mode –	DNF = 0	9	MHz
	Minimum I2CCLK frequency for correct operation of I2C		Analog filter disabled	9	
f _{I2CCLK(min)}			DNF = 1	9	
	peripheral		Analog filter enabled	18	
		Fast-mode	DNF = 0	10	
		Plus	Analog filter disabled	16	
			DNF = 1	10	

Table 61. Minimum I2CCLK frequency

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIO1} is disabled, but is still present. Only FT_f I/O pins support Fm+ low-level output current maximum requirement. Refer to Section 5.3.14: I/O port characteristics for the I2C I/Os characteristics.



The exact timings further depend on the phase of the APB interface clock versus the LSI clock, which causes an
uncertainty of one RC period.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the following table for its characteristics:

Table 62. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Limiting duration of spikes suppressed by the filter ⁽²⁾	50	260	ns

- 1. Based on characterization results, not tested in production.
- 2. Spikes shorter than the limiting duration are suppressed.

SPI/I²S characteristics

Unless otherwise specified, the parameters given in *Table 63* for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 20: General operating conditions*. The additional general conditions are:

- OSPEEDRy[1:0] set to 11 (output speed)
- capacitive load C = 30 pF
- measurement points at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 63. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode V _{DD} (min) < V _{DD} < 3.6 V Range 1			32	
		Master transmitter V _{DD} (min) < V _{DD} < 3.6 V Range 1			32	
f _{SCK}	SPI clock frequency	Slave receiver V _{DD} (min) < V _{DD} < 3.6 V Range 1	_	-	32	MHz
1/t _{c(SCK)}		Slave transmitter/full duplex 2.7 < V _{DD} < 3.6 V Range 1			32	
		Slave transmitter/full duplex V _{DD} (min) < V _{DD} < 3.6 V Range 1			23	
		V _{DD} (min) < V _{DD} < 3.6 V Range 2			8	
t _{su(NSS)}	NSS setup time	Slave mode, SPI prescaler = 2	4 x T _{PCLK}	-	-	ns
t _{h(NSS)}	NSS hold time	Slave mode, SPI prescaler = 2	2 x T _{PCLK}	-	-	ns
t _{w(SCKH)}	SCK high time	Master mode	T _{PCLK} - 1.5	T _{PCLK}	T _{PCLK} + 1.5	ns
t _{w(SCKL)}	SCK low time	Master mode	T _{PCLK} - 1.5	T _{PCLK}	T _{PCLK} + 1.5	ns
t _{su(MI)}	Master data input setup time	-	1	-	-	ns
t _{su(SI)}	Slave data input setup time	-	1	-	-	ns
t _{h(MI)}	Master data input hold time	-	5	-	-	ns
t _{h(SI)}	Slave data input hold time	-	1	-	-	ns
t _{a(SO)}	Data output access time	Slave mode	9	-	34	ns




Table 63. SPI characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{dis(SO)}	Data output disable time	Slave mode	9	-	16	ns
		2.7 < V _{DD} < 3.6 V Range 1	-	9	14	
t _{v(SO)}	Slave data output valid time	V _{DD} (min) < V _{DD} < 3.6 V Range 1	-	9	21	ns
		V _{DD} (min) < V _{DD} < 3.6 V Voltage Range 2	-	11	24	
t _{v(MO)}	Master data output valid time	-	-	3	5	ns
t _{h(SO)}	Slave data output hold time	-	5	-	-	ns
t _{h(MO)}	Master data output hold time	-	1	-	-	ns

^{1.} Based on characterization results, not tested in production.

Figure 20. SPI timing diagram - slave mode and CPHA = 0






Figure 21. SPI timing diagram - slave mode and CPHA = 1

1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .




Figure 22. SPI timing diagram - master mode

1. Measurement points are set at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .

Table 64. I²S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S main clock output	f _{MCK} = 256 x Fs; (Fs = audio sampling frequency) Fs _{min} = 8 kHz; Fs _{max} = 192 kHz;	2.048	49.152	MHz
f	I2S clock frequency	Master data	-	64xFs	MHz
f _{CK}	125 Clock frequency	Slave data	-	64xFs	IVIIIZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
t _{v(WS)}	WS valid time	Master mode	-	8	
t _{h(WS)}	WS hold time	Master mode	2	-	
t _{su(WS)}	WS setup time	Slave mode	4	-	
t _{h(WS)}	WS hold time	Slave mode	2	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	4	-	
t _{su(SD_SR)}	- Data Input Setup time	Slave receiver	5	-	
t _{h(SD_MR)}	Data input hold time	Master receiver	4.5	-	
t _{h(SD_SR)}	Data input noid time	Slave receiver	2	-	ns
	Data output valid time -	after enable edge; 2.7 < V _{DD} < 3.6V		16	
t _{v(SD_ST)}	slave transmitter	after enable edge; V _{DD} (min) < V _{DD} < 3.6V	-	23	
t _{v(SD_MT)}	Data output valid time - master transmitter	after enable edge	-	5.5	
t _{h(SD_ST)}	Data output hold time - slave transmitter	after enable edge	8	-	
t _{h(SD_MT)}	Data output hold time - master transmitter	after enable edge	1	-	

^{1.} Based on characterization results, not tested in production.

Electrical characteristics STM32G070CB/KB/RB




Figure 23. I²S slave timing diagram (Philips protocol)

- 1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DDIO1}$ and 0.7 $\rm V_{DDIO1}.$
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 24. I²S master timing diagram (Philips protocol)

- Based on characterization results, not tested in production.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

USART characteristics

Unless otherwise specified, the parameters given in *Table 65* for USART are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 20: General operating conditions*. The additional general conditions are:

- OSPEEDRy[1:0] set to 10 (output speed)
- capacitive load C = 30 pF
- measurement points at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, CK, TX, and RX for USART).

Table 65. USART characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	LICART clock frequency	Master mode	-	-	8	MHz
f _{CK}	USART clock frequency	Slave mode	-	-	21	IVIITZ
t _{su(NSS)}	NSS setup time	Slave mode	t _{ker} + 2	-	-	
t _{h(NSS)}	NSS hold time	Slave mode	2	-	-	
t _{w(CKH)}	CK high time	Master mode	1 / f _{CK} / 2	1 / f _{CK} / 2	1 / f _{CK} / 2	
t _{w(CKL)}	CK low time	iviastei mode	- 1	1 / 1CK / 2	+ 1	
+	Data input actua timo	Master mode	t _{ker} + 2	-	-	
t _{su(RX)}	Data input setup time	Slave mode	4	-	-	ns
+	Data input hold time	Master mode	1	-	-	115
t _{h(RX)}	Data input noid time	Slave mode	0.5	-	-	
+	Data output valid time	Master mode	-	0.5	1	
t _{v(TX)}	Data output valid time	Slave mode	-	10	19	
+	Data output hold time	Master mode	0	-	-	
$t_{h(TX)}$	Data output hold time	Slave mode	7	-	-	



DS12766 Rev 1 83/96


Package information STM32G070CB/KB/RB

Package information 6

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

LQFP64 package information 6.1

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.



1. Drawing is not to scale.

Table 66. LQFP64 package mechanical data

Symbol	millimeters				inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571



Table 66. LQFP64 package mechanical data (continued)

Table 50. Exi 1 54 package mechanical data (continued)						
Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-		0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 26. Recommended footprint for LQFP64 package

1. Dimensions are expressed in millimeters.

85/96

Package information STM32G070CB/KB/RB

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 27. LQFP64 package marking example

57

^{1.} Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.2 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.




Figure 28. LQFP48 package outline

1. Drawing is not to scale.

Table 67. LQFP48 mechanical data


Cumbal		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-

Table 67	I OFP48	mechanical	data	(continued)
I abic oi.	LWI TU	IIICCIIAIIICAI	uata	(COIILIIIGEA <i>)</i>

Symbol	millimeters					
Symbol	Min	Тур	Max	Min	Тур	Max
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 29. Recommended footprint for LQFP48 package



1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Product identification (1) STM326

D7DCBTL

Date code

Revision code

MSv42185V1

Figure 30. LQFP48 package marking example

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

89/96

Package information STM32G070CB/KB/RB

6.3 LQFP32 package information

LQFP32 is a 32-pin, 7 x 7 mm low-profile quad flat package.

SEATING PLANE С 0.25 mm GAUGE PLANE CCC С D A D1 D3 16 \blacksquare ₩-E3 П \blacksquare ╨ ₩ <u>e</u> 5V_ME_V2

Figure 31. LQFP32 package outline

1. Drawing is not to scale.

Table 68. LQFP32 mechanical data

Symbol	millimeters				inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571



CCC

0.0039

	Table 68. EQFP32 mechanical data (continued)					
Comple al	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°

Table 68. LQFP32 mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 32. Recommended footprint for LQFP32 package

0.100

1. Dimensions are expressed in millimeters.

Package information STM32G070CB/KB/RB

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 33. LQFP32 package marking example

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

577

6.4 Thermal characteristics

The operating junction temperature T_J must never exceed the maximum given in *Table 20: General operating conditions*.

The maximum junction temperature in °C that the device can reach if respecting the operating conditions, is:

$$T_J(max) = T_A(max) + P_D(max) \times \Theta_{JA}$$

where:

- T_A(max) is the maximum operating ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- $\bullet \qquad \mathsf{P}_\mathsf{D} = \mathsf{P}_\mathsf{INT} + \mathsf{P}_\mathsf{I/O},$
 - P_{INT} is power dissipation contribution from product of I_{DD} and V_{DD}
 - P_{I/O} is power dissipation contribution from output ports where:

$$\mathsf{P}_\mathsf{I/O} = \Sigma \; (\mathsf{V}_\mathsf{OL} \times \mathsf{I}_\mathsf{OL}) + \Sigma \; ((\mathsf{V}_\mathsf{DDIO1} - \mathsf{V}_\mathsf{OH}) \times \mathsf{I}_\mathsf{OH}),$$

taking into account the actual $\rm V_{OL}$ / $\rm I_{OL}$ and $\rm V_{OH}$ / $\rm I_{OH}$ of the I/Os at low and high level in the application.


Table 69. Package thermal characteristics

Symbol	Parameter	Package	Value	Unit
		LQFP64 10×10 mm	65	
Θ_{JA}	Thermal resistance junction-ambient	LQFP48 7×7 mm	75	°C/W
	,	LQFP32 7×7 mm	76	

6.4.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (still air). Available from www.jedec.org.

7 Ordering information



For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

STM32G070CB/KB/RB Revision history

8 Revision history

Table 71. Document revision history

Date	Revision	Changes
28-Nov-2018	1	Initial release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

